

March 1999 Revised February 2005

NC7WZ07

TinyLogic® UHS Dual Buffer (Open Drain Outputs)

General Description

The NC7WZ07 is a dual buffer with open drain outputs from Fairchild's Ultra High Speed Series of TinyLogic® in the space saving SC70 6-lead package. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad $\rm V_{CC}$ operating range. The device is specified to operate over the 1.65V to 5.5V $\rm V_{CC}$ range. The inputs and outputs are high impedance when $\rm V_{CC}$ is 0V. Inputs tolerate voltages up to 7V independent of $\rm V_{CC}$ operating voltage.

Features

- Space saving SC70 6-lead package
- Ultra small MicroPak™ Pb-Free leadless package
- Ultra High Speed: t_{PZL} 2.3 ns Typ into 50 pF at 5V V_{CC}
- High I_{OL} Output Drive: +24 mA at 3V V_{CC}
- Broad V_{CC} Operating Range: 1.65V to 5.5V
- \blacksquare Matches the performance of LCX when operated at 3.3V V_{CC}
- Power down high impedance inputs/outputs
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7WZ07P6X	MAA06A	Z07	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7WZ07P6X_NL (Note 1)	MAA06A	Z07	Pb-Free 6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7WZ07L6X	MAC06A	D3	Pb-Free 6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

Pb-Free package per JEDEC J-STD-020B.


Note 1: "_NL" indicates Pb-Free product (per JEDEC J-STD-020B). Device is available in Tape and Reel only.

 $\label{eq:total_cond} \mbox{TinyLogio} \mbox{\otimes is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\mbox{\sim} \mbox{\sim}} \mbox{$is a trademark of Fairchild Semiconductor Corporation.} \\$

© 2005 Fairchild Semiconductor Corporation

DS500218

Logic Symbol



Pin Descriptions

Pin Names	Description
A ₁ , A ₂	Data Inputs
Y ₁ , Y ₂	Output

Function Table

Y = A

Input	Output
Α	Y
L	L
Н	Z


H = HIGH Logic Level L = LOW Logic Level

Connection Diagrams

Pin Assignments for SC70

A₁ 11 2 16 Y₁

GND 2 5 V_{CC}






AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak



Absolute Maximum Ratings(Note 2)

DC Input Diode Current (I_{IK})

@ V_{IN} < -0.5V -50 mA

DC Output Diode Current (I_{OK})

Junction Lead Temperature (T_L)

 $(\mbox{Soldering, 10 seconds}) \mbox{ 260°C} \\ \mbox{Power Dissipation ($P_{\rm D}$) @ +85°C} \mbox{ 180 mW}$

Recommended Operating Conditions (Note 3)

Input Rise and Fall Time $(t_r, \, t_f)$

$$\begin{split} &V_{CC} = 1.8 \text{V, } 2.5 \text{V} \pm 0.2 \text{V} & 0 \text{ ns/V to } 20 \text{ ns/V} \\ &V_{CC} = 3.3 \text{V} \pm 0.3 \text{V} & 0 \text{ ns/V to } 10 \text{ ns/V} \\ &V_{CC} = 5.0 \text{V} \pm 0.5 \text{V} & 0 \text{ ns/V to } 5 \text{ ns/V} \end{split}$$
 Thermal Resistance (θ_{JA})

Note 2: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics


Symbol	Parameter	V_{CC} $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions			
Cyllibol	Parameter	(V)	Min Typ		Max	Min Max		Units	Conditions	
V _{IH}	HIGH Level Input Voltage	1.65 to 1.95	0.75 V _{CC}			0.75 V _{CC}		V		
		2.3 to 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
V _{IL}	LOW Level Input Voltage	1.65 to 1.95			0.25 V _{CC}		0.25 V _{CC}	V		
		2.3 to 5.5			0.3 V _{CC}		$0.3\mathrm{V}_{\mathrm{CC}}$	v		
I _{LKG}	HIGH Level Output	1.65 to 5.5			±5		±10	μА	$V_{IN} = V_{IH}$	
	Leakage Current	1.00 10 0.0			±3		±10	μА	$V_{OUT} = V_{O}$	CC or GND
V _{OL}	LOW Level Output Voltage	1.65		0.0	0.1		0.0			
		1.8		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1	V	$V_{IN}=V_{IL} \\$	$I_{OL} = 100 \mu A$
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24			$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.16	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$
		3.0		0.24	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.25	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I _{IN}	Input Leakage Current	0 to 5.5			±0.1		±1.0	μА	$0 \le V_{IN} \le 5$	5.5V
I _{OFF}	Power Off Leakage Current	0.0			1		10	μА	V _{IN} or V _{OL}	_{JT} = 5.5V
I _{CC}	Quiescent Supply Current	1.65 to 5.5			1.0		10	μΑ	$V_{IN} = 5.5V$, GND

AC Electrical Characteristics

Symbol	Parameter	V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	T _A = -40°C to +85°C		Conditions	Figure
		(V)	Min	Тур	Max	Min	Max	Units		Number
t _{PZL}	Propagation Delay	1.65	1.8	6.6	11.5	1.8	12.6			
		1.8	1.8	5.5	9.5	1.8	10.5		C _L = 50 pF	
		2.5 ± 0.2	1.2	3.7	5.8	1.2	6.4	ns	$RU = 500\Omega$	Figures 1, 3
		3.3 ± 0.3	0.8	2.9	4.4	0.8	4.8		$RD = 500\Omega$	1, 0
	5.0 ± 0.5 0.5 2.3	3.5	0.5	3.9		$V_I = 2 \times V_{CC}$				
t _{PLZ}	Propagation Delay	1.65	1.8	5.5	11.5	1.8	12.6			
		1.8	1.8	4.3	9.5	1.8	10.5		C _L = 50 pF	_
		2.5 ± 0.2	1.2	2.8	5.8	1.2	6.4	ns	$RU = 500\Omega$	Figures 1, 3
		3.3 ± 0.3	0.8	2.1	4.4	0.8	4.8		$RD = 500\Omega$., 0
		5.0 ± 0.5	0.5	1.4	3.5	0.5	3.9		$V_I = 2 \times V_{CC}$	
C _{IN}	Input Capacitance	0		2.5				pF		
C _{OUT}	Output Capacitance	0		4.0				pF		
C _{PD}	Power Dissipation	3.3		3				pF	(Note 4)	Figure 2
	Capacitance	5.0		4				pΓ	(NOIE 4)	Figure 2

Note 4: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression:
I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC}static).

AC Loading and Waveforms



 C_L includes load and stray capacitance Input PRR = 1.0 MHz; t_W = 500 ns

FIGURE 1. AC Test Circuit



 $\begin{aligned} & \text{Input} = \text{AC Waveform; } t_r = t_f = 1.8 \text{ ns;} \\ & \text{PRR} = 10 \text{ MHz; } \text{Duty Cycle} = 50\% \end{aligned}$

FIGURE 2. $I_{\rm CCD}$ Test Circuit





FIGURE 3. AC Waveforms


Tape and Reel Specification

TAPE FORMAT for SC70


Package	Tape	Number	Cavity	Cover Tape	
Designator	Section	Cavities	Status	Status	
	Leader (Start End)	125 (typ)	Empty	Sealed	
P6X	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	

TAPE DIMENSIONS inches (millimeters)






SECTION A-A




BEND RADIUS NOT TO SCALE

Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-6	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
		(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)

Tape and Reel Specification (Continued) TAPE FORMAT for MicroPak Package Tape Number Cavity Cover Tape Designator Section Cavities Status Status Leader (Start End) 125 (typ) Empty Sealed L6X Carrier 5000 Filled Sealed Trailer (Hub End) 75 (typ) **Empty** Sealed 4.00 1.75±0.10 В 5° MAX. 8.00 ^{+0.30} -0.10 3.50±0.05 1.15±0.05 В -ø 0.50 ±0.05 SECTION B-B SCALE:10X 0.254±0.020 C 0.70±0.05 SECTION A-A SCALE:10X **REEL DIMENSIONS** inches (millimeters) TAPE SLOT DETAIL X DETAIL X SCALE: 3X W1 W3 Tape W2 Size 7.0 0.059 0.512 0.795 2.165 0.331 + 0.059/-0.000 0.567 W1 + 0.078/-0.039 8 mm (W1 + 2.00/-1.00) (177.8)(1.50)(13.00)(20.20)(55.00)(8.40 + 1.50/-0.00)(14.40)



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

Pb-Free 6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com