

FMS6400-1 Dual Channel Video Drivers with Integrated Filters and Composite Video Summer

Features

- 5.0 MHz 5th order Y,C filters with composite summer
- Selectable for 0dB or 6dB gain
- 50dB stopband attenuation at 27MHz on Y, C and CV outputs
- No external frequency selection components or clocks
- AC-Coupled Inputs
- AC or DC-Coupled Outputs
- Continuous time low pass filters
- 0.4% / 0.4° differential gain/phase on Y,C and CV channels
- Integrated DC restore circuitry with low tilt
- Lead (Pb) Free SOIC-8 Package


Applications

- Cable and Satellite set top boxes
- DVD players
- Personal Video Recorders (PVR)
- Video On Demand (VOD)


Description

The FMS6400-1 is a dual Y/C 5th order Butterworth lowpass video filter optimized for minimum overshoot and flat group delay. The device also contains a summing circuit to generate filtered composite video. In a typical application, the Y and C input signals from DACs are AC coupled into the filters. Both channels have DC restore circuitry to clamp the DC input levels during video sync. The Y and C channels use separate feedback clamps. The clamp pulse is derived from the Y channel.

All outputs are capable of driving $2V_{pp}$, AC or DC coupled, into either a single or dual video load. A single video load consists of a series 75Ω impedance matching resistor connected to a terminated 75Ω line. This presents a total of 150Ω of loading to the part. A dual load would be two of these in parallel which would present a total of 75Ω to the part. The gain of the Y, C and CV signals can be selected for 0dB or 6dB with $1V_{pp}$ input levels. All video channels are clamped during sync to establish the appropriate output voltage reference levels.



Downloaded from Datasheet.su



Parameter	Min.	Max.	Unit
DC Supply Voltage	-0.3	6	V
Analog and Digital I/O	-0.3	V _{cc} + 0.3	V
Output Current Any One Channel, Do Not Exceed		40	mA

Note:

Functional operation under any of these conditions in NOT implied. Performance and reliability are guaranteed only if operating conditions are not exceeded.

Reliability Information

Parameter	Min.	Тур.	Max.	Unit
Junction Temperature			150	°C
Storage Temperature Range	-65		150	°C
Lead Temperature (Soldering, 10s)			300	°C
Thermal Resistance (Theta $_{JA}$), JEDEC Standard Multi-Layer Test Boards, Still Air		115		°C/W

Recommended Operating Conditions

Parameter	Min.	Тур.	Max.	Unit
Operating Temperature Range	0		70	°C
Supply Voltage Range	4.75	5.0	5.25	V

DC Electrical Characteristics

 $T_c = 25^{\circ}C$, $V_{cc} = 5V$, $V_{in} = 1V_{pp}$, ASEL = 1 (6dB gain), all inputs AC coupled with 0.1uF, all outputs AC coupled with 220uF into 150 Ω loads, referenced to 400kHz; unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
I _{CC}	Supply Current ¹	No load		50	65	mA
V _i	Input Voltage Max			1.4		V _{pp}
PSRR	Power Supply Rejection Ratio	All channels, DC		50		dB

AC Electrical Characteristics

 $T_c = 25^{\circ}$ C, $V_{cc} = 5$ V, $V_{in} = 1$ V_{pp}, ASEL = 1 (6dB gain), all inputs AC coupled with 0.1uF, all outputs AC coupled with 220uF into 150 Ω loads, referenced to 400kHz; unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
AV _{0dB}	Channel Gain ¹	All Channels , ASEL = 0	-0.25	0	0.25	dB
AV _{6dB}	Channel Gain ¹	All Channels , ASEL = 1	5.75	6.0	6.25	dB
C _{sync}	C _{OUT} Output Level (during sync) ¹	Sync present on Y _{IN} (after 6dB gain)	0.8	1.0	1.3	V
Y _{sync}	Y _{OUT} Output Level (during sync) ¹	Sync present on Y _{IN} (after 6dB gain)	0.2	0.35	0.5	V
CV _{sync}	CV _{OUT} Output Level (during sync) ¹	Sync present on Y _{IN} (after 6dB gain)	0.2	0.35	0.5	V
T _{CLAMP}	Clamp Response Time (Y channel)	Settled to within 10mV		10		ms
f _{FLAT}	Gain Flatness to 2.4MHz	All Channels		-0.05		dB
f _C	-3dB Bandwidth ¹	All Channels	4.1	5.1		MHz
f _{SB}	Stopband Attenuation ¹	All Channels at 27MHz	37	52		dB
dG	Differential Gain	All Channels		0.4		%
dP	Differential Phase	All Channels		0.4		deg
THD	Output Distortion	V _{OUT} = 1.4V _{pp} , 3.58MHz		0.3		%
X _{TALK}	Crosstalk	at 3.58MHz		-45		dB
SNR	Signal-to-Noise Ratio Y,C Channel	NTC-7 weighting, 4.2MHz LP, 100kHz		75		dB
	Signal-to-Noise Ratio CV Channel	HP		70		dB
t _{pd}	Propogation Delay	All Channels		136		ns
GD	Group Delay Deviation	All Channels at 3.58MHz		10		ns
t _{SKEW}	Skew Between Y_{OUT} and C_{OUT}	at 1MHz		0		ns
t _{CLGCV}	Chroma-Luma Gain CV _{OUT} 1	f = 3.58MHz (ref to Y _{IN} at 400kHz)	94	100	104	%
t _{CLDCV}	Chroma-Luma Delay CV _{OUT}	f = 3.58MHz (ref to Y _{IN} at 400kHz)		10		ns

Notes:

1. 100% tested at 25°C

Applications Information

Functional Description

This product is a two channel monolithic continuous time video filter designed for reconstructing the luminance and chrominance signals from an S-Video D/A source. Composite video output is generated by summing the Y and C outputs. The chip is designed to have AC coupled inputs and will work equally well with either AC or DC coupled outputs.

The reconstruction filters provide a 5th order Butterworth response with group delay equalization. This provides a maximally flat response in terms of delay and amplitude. Each of the three outputs is capable of driving $2V_{pp}$ into a 75 Ω load.

All channels are clamped during the sync interval to set the appropriate minimum output dc level. With this operation the effective input time constant is greatly reduced, which allows for the use of small low cost coupling capacitors. The net effect is that the input will settle to 10mV in 10ms for any DC shifts present in the input video signal.

In most applications the input coupling capacitors are 0.1μ F. The Y and C inputs typically sink 1μ A of current during active video, which normally tilts a horizontal line by 2mV at the Y output. During sync, the clamp restores this leakage current by sourcing an average of 20μ A over the clamp interval. Any change in the coupling capacitor values will affect the amount of tilt per line. Any reduction in tilt will come with an increase in settling time.

Luminance (Y) I/O

The typical luma input is driven by either a low impedance source of $1V_{pp}$ or the output of a 75Ω terminated line driven by the output of a current DAC. In either case, the input must be capacitively coupled to allow the sync-detect and DC restore circuitry to operate properly.

All outputs are capable of driving 2Vpp, AC or DC coupled, into either a single or dual video load. A single video load consists of a series 75 Ω impedance matching resistor connected to a terminated 75 Ω line, this presents a total of 150 Ω of loading to the part. A dual load would be two of these in parallel which would present a total of 75 Ω to the part.

Channel gain of 0dB on all channels can be selected by tying pin 2 to ground. Channel gain of 6dB on all channels can be selected by tying pin 2 to V_{CC} . Both gain settings assume standard input video levels of $1V_{pp}$.

Chrominance (C) I/O

The chrominance input can be driven in the same manner as the luminance input but is typically only a 0.7V_{pp} signal.

Since the chrominance signal doesn't contain any DC content, the output signal can be AC coupled using as small as a 0.1μ F capacitor if DC coupling is not desired.

Composite Video (CV) Output

The composite video output driver is same as the other outputs.


Layout Considerations

General layout and supply bypassing play major roles in high frequency performance and thermal characteristics. Fairchild offers a demonstration board, FMS6400DEMO, to use as a guide for layout and to aid in device testing and characterization. The FMS6400DEMO is a 4-layer board with a full power and ground plane. For optimum results, follow the steps below as a basis for high frequency layout:


- Include 10µF and 0.1µF ceramic bypass capacitors
- Place the $10\mu F$ capacitor within 0.75 inches of the power pin
- Place the 0.1μ F capacitor within 0.1 inches of the power pin
- If using DC-coupled outputs, use a large ground plane to help dissipate heat
- · Minimize all trace lengths to reduce series inductances


Mechanical Dimensions

SOIC-8



A1





SOIC-8				
SYMBOL	MIN	MAX		
A1	0.10	0.25		
В	0.36	0.46		
С	0.19	0.25		
D	4.80	4.98		
E	3.81	3.99		
е	1.27 BSC			
Н	5.80	6.20		
h	0.25	0.50		
L	0.41	1.27		
A	1.52	1.72		
	0°	8°		
ZD	0.53 ref			
A2	1.37	1.57		

NOTE:

All dimensions are in millimeters.
Lead coplanarity should be 0 to 0.10mm (.004") max.
Package surface finishing: (2.1) Top: matte (charmilles #18~30).
(2.2) All sides: matte (charmilles #18~30).
(2.3) Bottom: smooth or matte (charmilles #18~30).
(3.3) Bottom: smooth or matte (charmilles #18~30).

All dimensions excluding mold flashes and end flash from the package body shall not exceed 0.152mm (.006) per side (D).

Ordering Information

Model	Part Number	Lead Free	Package	Container	Pack Qty
FMS6400-1	FMS6400CS1	Yes	SOIC-8	Rail	95
FMS6400-1	FMS6400CS1X	Yes	SOIC-8	Reel	2500

Temperature range for all parts: 0°C to 70°C.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ISOPLANAR™	POP™	SuperFET™
ActiveArray™	FAST®	LittleFET™	Power247™	SuperSOT™-3
Bottomless™	FASTr™	MICROCOUPLER™	PowerTrench [®]	SuperSOT™-6
CoolFET™	FPS™	MicroFET™	QFET [®]	SuperSOT™-8
CROSSVOLT™	FRFET™	MicroPak™	QS™	SyncFET™
DOME™	GlobalOptoisolator™	MICROWIRE™	QT Optoelectronics [™]	TinyLogic [®]
EcoSPARK™	GTO™	MSX™	Quiet Series [™]	TINYOPTO™
E ² CMOS [™]	HiSeC™	MSXPro™	RapidConfigure™	TruTranslation™
EnSigna™	I²C™	OCX™	RapidConnect™	UHC™
FACT™	ImpliedDisconnect [™]	OCXPro™	SILENT SWITCHER®	UltraFET [®]
Across the boar	d. Around the world.™	OPTOLOGIC[®]	SMART START™	VCX™
The Power Fran		OPTOPLANAR™	SPM™	
Programmable A		PACMAN™	Stealth™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.