

November 1992 Revised April 2005

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

General Description

The VHC245 is an advanced high speed CMOS octal bus transceiver fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC245 is intended for bidirectional asynchronous communication between data busses. The direction of data transmission is determined by the level of the T/\overline{R} input. The enable input can be used to disable the device so that the busses are effectively isolated. All inputs are equipped with protection circuits against static discharge.

Features


- High Speed: t_{PD} = 4.0 ns (typ) at V_{CC} = 5V
- High Noise Immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (Min)
- Power Down Protection is provided on all inputs
- Low Noise: V_{OLP} = 0.9V (typ)
- Low Power Dissipation: $I_{CC} = 4 \mu A \text{ (Max) } @ T_A = 25 ^{\circ}\text{C}$
- Pin and Function Compatible with 74HC245

Ordering Code:


Order Number	Package Number	Package Description
74VHC245M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74VHC245SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC245N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Logic Symbol



Connection Diagram



Pin Description

Pin	Description					
Names						
ŌĒ	Output Enable Input					
T/R	Transmit/Receive Input					
A ₀ -A ₇	Side A Inputs or 3-STATE Outputs					
B ₀ -B ₇	Side B Inputs or 3-STATE Outputs					

Truth Table

Inputs		Outputs
OE	T/R	
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	Х	HIGH-Z State

 $\label{eq:High-voltage} \begin{array}{lll} H = HIGH \ Voltage \ Level & X = Immaterial \\ Any \ unused \ bus \ terminals \ during \ HIGH-Z \ State \ must \ be \ held \ HIGH \ or \ LOW. \end{array}$

© 2005 Fairchild Semiconductor Corporation

DS011520

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

 $\begin{array}{ll} \mbox{Supply Voltage (V}_{CC}) & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{DC Input Voltage (V}_{\mbox{IN}}) \mbox{ (T/\overline{R}, \overline{OE})} & -0.5 \mbox{V to } 7.0 \mbox{V} \end{array}$

 $\begin{array}{lll} \text{DC Output Voltage (V_{OUT})} & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \\ \text{Input Diode Current (I}_{\text{IK}}) \text{ (T/R}, \overline{\text{OE}}) & -20 \text{ mA} \\ \text{Output Diode Current (I}_{\text{OK}}) & \pm 20 \text{ mA} \\ \text{DC Output Current (I}_{\text{OUT}}) & \pm 25 \text{ mA} \\ \end{array}$

DC V $_{\rm CC}$ /GND Current (I $_{\rm CC}$) ± 75 mA Storage Temperature (T $_{\rm STG}$) $-65^{\circ}{\rm C}$ to $+150^{\circ}{\rm C}$

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 2)

 $\begin{array}{lll} \text{Supply Voltage (V}_{\text{CC}}) & 2.0 \text{V to } 5.5 \text{V} \\ \text{Input Voltage (V}_{\text{IN}})(\text{T/R}, \overline{\text{OE}}) & 0 \text{V to } 5.5 \text{V} \\ \text{Output Voltage (V}_{\text{OUT}}) & 0 \text{V to V}_{\text{CC}} \\ \text{Operating Temperature (T}_{\text{OPR}}) & -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C} \end{array}$

Input Rise and Fall Time (t_r, t_f)

$$\begin{split} \text{V}_{\text{CC}} = 3.3 \text{V} \pm 0.3 \text{V} & 0 \sim 100 \text{ ns/V} \\ \text{V}_{\text{CC}} = 5.0 \text{V} \pm 0.5 \text{V} & 0 \sim 20 \text{ ns/V} \end{split}$$

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs or I/O pins must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC} T _A = 25°C				T _A = -40°	C to +85°C	Units	Conditions	
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V _{IH}	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 – 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
V _{IL}	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 – 5.5			$0.3\mathrm{V}_{\mathrm{CC}}$		$0.3\mathrm{V}_{\mathrm{CC}}$	v		
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$ $I_{OH} = -50 \mu A$	
	Output Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V	I _{OH} = -4 mA	
		4.5	3.94			3.80		v	I _{OH} = -8 mA	
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$ $I_{OL} = 50 \mu A$	
	Output Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V	I _{OL} = 4 mA	
		4.5			0.36		0.44	V	I _{OL} = 8 mA	
I _{OZ}	3-STATE Output								V _{IN} = V _{CC} or GND	
	Off-State Current	5.5			±0.25		±2.5	μΑ	$V_{OUT} = V_{CC}$ or GND	
									$V_{IN} \overline{OE} = V_{IH} \text{ or } V_{IL}$	
I _{IN}	Input Leakage	0 – 5.5			±0.1		±1.0	μА	V _{IN} = 5.5V or GND	
$(T/R, \overline{OE})$	Current									
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μА	V _{IN} = V _{CC} or GND	

Noise Characteristics

Symbol	Parameter	V _{cc}	T _A = 25°C		Units	Conditions		
0,20.	T di di inolo:	(V)	Тур	Limits	· • • • • • • • • • • • • • • • • • • •			
V _{OLP}	Quiet Output Maximum	5.0	0.9	1.2	V	C _L = 50 pF		
(Note 3)	Dynamic V _{OL}							
V _{OLV}	Quiet Output Minimum	5.0	-0.9	-1.2	V	C _L = 50 pF		
(Note 3)	Dynamic V _{OL}							
V _{IHD}	Minimum HIGH Level	5.0		3.5	V	C _L = 50 pF		
(Note 3)	Dynamic Input Voltage							
V _{ILD}	Maximum LOW Level	5.0		1.5	V	C _L = 50 pF		
(Note 3)	Dynamic Input Voltage							


Note 3: Parameter guaranteed by design.


AC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
		(V)	Min	Тур	Max	Min	Max	Units	Conc	illions
t _{PLH}	Propagation Delay	3.3 ± 0.3		5.8	8.4	1.0	10.0			$C_L = 15 pF$
t _{PHL}	Time			8.3	11.9	1.0	13.5	ns		C _L = 50 pF
		5.0 ± 0.5		4.0	5.5	1.0	6.5	ns	1	C _L = 15 pF
				5.5	7.5	1.0	8.5	115		$C_L = 50 pF$
t _{PZL}	3-STATE Output	3.3 ± 0.3		8.5	13.2	1.0	15.5	ns D 4 kO	C _L = 15 pF	
t _{PZH}	Enable Time			11.0	16.7	1.0	19.0		$R_1 = 1 k\Omega$	$C_L = 50 pF$
		5.0 ± 0.5		5.8	8.5	1.0	10.0		KL = 1 K22	$C_L = 15 pF$
				7.3	10.6	1.0	12.0	ns		C _L = 50 pF
t _{PLZ}	3-STATE Output	3.3 ± 0.3		11.5	15.8	1.0	18.0		$R_L = 1 \text{ k}\Omega$	C _L = 50 pF
t_{PHZ}	Disable Time	5.0 ± 0.5		7.0	9.7	1.0	11.0	ns		$C_L = 50 \text{ pF}$
toslh	Output to Output	3.3 ± 0.3			1.5		1.5	no	(Note 4)	C _L = 50 pF
toshl	Skew	5.0 ± 0.5			1.0		1.0	ns		C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open	
$(T/R, \overline{OE})$										
C _{I/O}	Output Capacitance			8				pF	$V_{CC} = 5.0V$	
C _{PD}	Power Dissipation			21				pF	(Note 5)	
	Capacitance									


 $\textbf{Note 4:} \ \text{Parameter guaranteed by design.} \ t_{\text{OSLH}} = |t_{\text{PLH max}} - t_{\text{PLH min}}|; \ t_{\text{OSHL}} = |t_{\text{PHL max}} - t_{\text{PHL min}}|$

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC} /8 (per Bit).





Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -0.20 7.72 64 4.4±0.1 -B-32 0.65 PIN #1 IDENT. LAND PATTERN RECOMMENDATION O.1 C ALL LEAD TIPS SEE DETAIL A 0.90+0.15 0.09-0.20 **√**12.00° R0.09min GAGE PLANE DIMENSIONS ARE IN MILLIMETERS NOTES: A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93. -0.6±0.1-R0.09min B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. MTC20REVD1 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com