November 1988 Revised August 2000 74AC648 Octal Transceiver/Register with 3-STATE Outputs

## 74AC648 **Octal Transceiver/Register with 3-STATE Outputs**

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The AC648 consists of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CPAB or CPBA). The four fundamental data handling functions available are illustrated in Figure 1, Figure 2, Figure 3, and Figure 4.

#### **Features**

- Independent registers for A and B buses
- Multiplexed real-time and stored data transfers
- 3-STATE outputs
- 300 mil slim dual-in-line package
- Outputs source/sink 24 mA
- Inverted data to output

#### **Ordering Code:**

Order Number	Package Number	Package Description
74AC648SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74AC648SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Device also available i	n Tane and Real Specify	hy appending suffix letter "X" to the ordering code

by appending suffix letter "X" to the ordering co

#### Logic Symbols СРАВ SAB DIR срв/ B<sub>x</sub> B<sub>4</sub> B<sub>5</sub> Be IEEE/IEC 3 EN 1 (BA) DIR 3 EN2 (AB) CPBA • C4 SBA -CPAB -CG SAR

#### **Connection Diagram**

		$\bigcirc$		
CPAB -	1		24	-v <sub>cc</sub>
SAB —	2		23	- СРВА
DIR —	3		22	— SBA
Ā0 —	4		21	— Ĝ
Ā1-	5		20	— Ē <sub>0</sub>
⊼₂ — ⊼₃ —	6		19	— Ē1
Ā3-	7		18	— Ē <sub>2</sub>
Ā4 —	8		17	— Ē3
Ā <sub>5</sub> —	9		16	— ₿ <sub>4</sub>
Ā <sub>6</sub> —	10		15	— B <sub>5</sub>
Ā7-	11		14	— B <sub>6</sub>
GND —	12		13	— B <sub>7</sub>

#### **Pin Descriptions**

Pin Names	Description
$\overline{A}_0 - \overline{A}_7$	Data Register A Inputs,
	Data Register A 3-STATE Outputs
$B_0 - B_7$	Data Register B Inputs,
	Data Register B 3-STATE Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
DIR, G	Output Enable Inputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

© 2000 Fairchild Semiconductor Corporation DS010133 www.fairchildsemi.com


74AC648

	Inputs				Data I/O	(Note 1)	Function	
G	DIR	СРАВ	СРВА	SAB	SBA	A <sub>0</sub> -A <sub>7</sub>	B <sub>0</sub> –B <sub>7</sub>	
Н	Х	H or L	H or L	Х	Х			Isolation
н	Х	~	Х	Х	Х	Input	Input	Clock A <sub>n</sub> Data into A Register
н	Х	Х	~	Х	Х			Clock B <sub>n</sub> Data into B Register
L	Н	Х	Х	L	Х			A <sub>n</sub> to B <sub>n</sub> —Real Time (Transparent Mode)
L	н	~	Х	L	Х	Input	Output	Clock A <sub>n</sub> Data into A Register
L	н	H or L	Х	н	Х			A Register to B <sub>n</sub> (Stored Mode)
L	н	~	Х	н	Х			Clock $A_n$ Data into A Register and Output to $B_n$
L	L	Х	Х	Х	L			B <sub>n</sub> to A <sub>n</sub> —Real Time (Transparent Mode)
L	L	Х	~	Х	L	Output	Input	Clock B <sub>n</sub> Data into B Register
L	L	Х	H or L	Х	н			B Register to A <sub>n</sub> (Stored Mode)
L	L	х	~	х	н			Clock B <sub>n</sub> Data into B Register and Output to A <sub>n</sub>

H = HIGH Voltage Leve L = LOW Voltage Level

X = Irrelevant \_ = LOW-to-HIGH Transition

Note 1: The data output functions may be enabled or disabled by various signals at the  $\overline{G}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.








FIGURE 2.

Transfer from Register to Bus





FIGURE 4.

www.fairchildsemi.com

2



3

#### Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{1} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	$-0.5 V$ to $V_{CC} + 0.5 V$
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	$-0.5 V$ to $V_{CC} + 0.5 V$
DC Output Source	
or Sink Current (I <sub>O</sub> )	± 50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	± 50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Junction Temperature (T <sub>J</sub> )	
PDIP	140°C

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	2.0V to 6.0V
Input Voltage (V <sub>I</sub> )	0V to $V_{CC}$
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^\circ C$ to $+85^\circ C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	125 mV/ns
$V_{\text{IN}}$ from 30% to 70% of $V_{\text{CC}}$	
V <sub>CC</sub> @ 3.3V, 4.5V, 5.5V	

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Symbol		(V)	Тур	Gu	aranteed Limits	Units	Conditions
VIH	Minimum HIGH Level	3.0	1.5	2.1	2.1		V <sub>OUT</sub> = 0.1V
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
VIL	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V <sub>OH</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		I <sub>OH</sub> = -12 mA
		4.5		3.86	3.76	V	I <sub>OH</sub> = -24 mA
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 3)
V <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		0.36	0.44		I <sub>OL</sub> = 12 mA
		4.5		0.36	0.44	V	I <sub>OL</sub> = 24 mA
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 3)
I <sub>IN</sub>	Maximum Input	5.5		±0.1	±1.0	μA	$V_1 = V_{CC}$ , GND
(Note 5)	Leakage Current	5.5		±0.1	1.0	μΑ	VI - VCC, GND
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 4)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent	5.5		8.0	80.0	μA	$V_{IN} = V_{CC}$
(Note 5)	Supply Current	0.0		0.0	00.0	μη	or GND
I <sub>OZT</sub>	Maximum I/O						$V_{I}$ (OE) = $V_{IL}$ , $V_{IH}$
	Leakage Current	5.5		±0.6	±6.0	μΑ	$V_I = V_{CC}, GND$
							$V_0 = V_{CC}, GND$

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: I\_{IN} and I\_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V\_{CC}.

		V <sub>cc</sub>	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_{L} = 50 \text{ pF}$		Units
Symbol	Parameter	(V)						
		(Note 6)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	3.3	1.5	10.0	15.5	1.5	17.0	ns
	Clock to Bus	5.0	1.5	7.0	11.0	1.5	12.0	115
t <sub>PHL</sub>	Propagation Delay	3.3	1.5	8.5	13.5	1.5	14.5	ns
	Clock to Bus	5.0	1.5	6.0	10.5	1.5	11.5	115
t <sub>PLH</sub>	Propagation Delay	3.3	1.5	6.0	10.0	1.5	11.0	ns
	Bus to Bus	5.0	1.5	4.0	7.0	1.0	7.5	115
t <sub>PHL</sub>	Propagation Delay	3.3	1.5	5.5	9.0	1.5	10.0	ns
	Bus to Bus	5.0	1.5	3.5	7.5	1.0	8.0	115
t <sub>PLH</sub>	Propagation Delay	3.3	1.5	7.5	12.5	1.5	14.0	
	SBA or SAB to An or Bn	5.0	1.5	5.5	9.0	1.5	10.0	ns
	(with A <sub>n</sub> or B <sub>n</sub> HIGH or LOW)							
t <sub>PHL</sub>	Propagation Delay	3.3	1.5	7.5	12.5	1.5	14.0	
	SBA or SAB to An or Bn	5.0	1.5	5.5	9.5	1.5	10.5	ns
	(with A <sub>n</sub> or B <sub>n</sub> HIGH or LOW)							
t <sub>PZH</sub>	Enable Time	3.3	1.5	6.5	11.0	1.0	11.5	ns
	G to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	5.0	8.0	1.0	9.0	115
t <sub>PZL</sub>	Enable Time	3.3	1.5	7.0	11.0	1.0	12.5	
	G to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	5.0	8.0	1.0	9.0	ns
t <sub>PHZ</sub>	Disable Time	3.3	1.5	7.5	12.0	1.0	13.0	
	G to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	6.0	10.0	1.0	11.0	ns
t <sub>PLZ</sub>	Disable Time	3.3	1.5	7.0	11.5	1.0	12.5	20
	G to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	5.5	9.0	1.0	10.0	ns
t <sub>PZH</sub>	Enable Time	3.3	1.5	6.0	12.5	1.0	14.0	
	DIR to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	4.5	9.5	1.0	10.5	ns
t <sub>PZL</sub>	Enable Time	3.3	1.5	6.5	13.0	1.5	14.5	20
	DIR to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	4.5	9.0	1.0	10.5	ns
t <sub>PHZ</sub>	Disable Time	3.3	1.5	7.0	11.5	1.0	13.5	-
	DIR to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	5.5	9.0	1.0	10.0	ns
t <sub>PLZ</sub>	Disable Time	3.3	1.5	7.0	13.5	1.5	15.0	
	DIR to A <sub>n</sub> or B <sub>n</sub>	5.0	1.5	5.0	9.5	1.0	10.0	ns

## AC Operating Requirements

Symbol	Parameter	V <sub>CC</sub> (V)		+25°C 50 pF	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units
		(Note 7)	Тур	Guar	anteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW,	3.3	2.0	3.0	3.5	ns
	Bus to Clock	5.0	1.5	2.0	2.0	115
t <sub>H</sub>	Hold Time, HIGH or LOW,	3.3	-1.5	0	0	
	Bus to Clock	5.0	-0.5	1.0	1.0	ns
t <sub>W</sub>	Clock Pulse Width	3.3	2.0	3.5	4.0	20
	HIGH or LOW	5.0	2.0	3.0	3.0	ns

Note 7: Voltage Range 3.3 is 3.3V  $\pm$  0.3V; Voltage Range 5.0 is 5.0V  $\pm$  0.5V

### Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C <sub>PD</sub>	Power Dissipation Capacitance	65.0	pF	$V_{CC} = 5.0V$
C <sub>I/O</sub>	Input/Output Capacitance	15.0	pF	$V_{CC} = 5.0V$

