



Document Title

1M x 16 bit Pseudo SRAM Specification

Revision History

Revision No.	History		Date		
0.0	Initial Draft	Mar. 3	2009	Preliminary	
1.0	Release	Mar. 24	2009		

Emerging Memory & Logic Solutions Inc.

3F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code : 690-717 Tel : +82-64-740-1700 Fax : +82-64-740-1750 / Homepage : www.emlsi.com

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office.



1Mb x16 Pseudo Static RAM Specification

GENERAL DESCRIPTION

The EM7164SP16x is 16,777,216 bits of Pseudo SRAM which uses DRAM type memory cells, but this device has refresh-free operation and extreme low power consumption technology. Furthermore the interface is compatible to a low power Asynchronous type SRAM. The EM7164SP16x is organized as 1,048,576 Words x 16 bit.

FEATURES


- Organization :1M x16
- Power Supply Voltage: 1.7 ~ 1.95V
- Separated I/O power(VccQ) & Core power(Vcc)
- Three state outputs
- Byte read/write control by UB# / LB#
- Auto-TCSR for power saving

- EM7164SP16L support 8 page mode & DPD
- EM7164SP16M support 8 page mode & Non-DPD
- EM7164SP16N support 16 page mode & DPD
- EM7164SP16P support 16 page mode & Non-DPD
- EM7164SP16R support Non-page mode & DPD
- EM7164SP16S support Non-page mode & Non-DPD

PRODUCT FAMILY

				Power Dissipation				
Part Number	Operating	Power Supply	Speed	Standby (I _{SB} , Max.)	Operating	I _{CC} (Max.)		
	Temp.		(t _{RC})		I _{CC1} (f = 1MHz)	I _{CC2} (f = f _{max})		
EM7164SP16x	-25°C to 85°C	1.7V to 1.95V	70ns	70uA	5mA	25mA		

FUNCTION BLOCK DIAGRAM







GENERAL WAFER SPECIFICATIONS

- Process Technology: 0.09um CMOS Deep trench process

- 3 Metal layers including local inter-connection

- Pad Open: 75.0um x 65.0um- Minimum Pad Pitch: 80um- Wafer diameter: 12-inch

PAD DESCRIPTION

Name	Function	Name	Function
CS#	Chip select input	LB#	Lower byte (DQ _{0~7})
OE#	Output enable input	UB#	Upper byte (DQ _{8~15})
WE#	Write enable input	VCC	Power supply
ZZ#	Low power control	VCCQ	I/O power supply
DQ ₀₋₁₅	Data in-out	VSS(Q)	Ground
A ₀₋₁₉	Address inputs	NC	No connection
DNU	Do not use		

Note: ZZ# pin should be connected with VCC in EM7164SP16M, EM7164SP16P, EM7164SP16S.



ABSOLUTE MAXIMUM RATINGS 1)

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	V_{IN}, V_{OUT}	-0.2 to V _{CCQ} +0.3	V
Voltage on Vcc supply relative to Vss	V _{CC} , V _{CCQ}	-0.2 ²⁾ to 2.5	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	-25 to 85	°C

Stresses greater than those listed above "Absolute Maximum Ratings" may cause permanent damage to the device.
Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTIONAL DESCRIPTION

CS#	ZZ#	OE#	WE#	LB#	UB#	DQ _{0~7}	DQ _{8~15}	Mode	Power
Н	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected	Stand by
Х	L	Х	Х	Х	Х	High-Z	High-Z	Deselected	Low Power Mode*2)
L	Н	Н	Н	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	Х	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Data Out	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Data Out	Upper Byte Read	Active
L	Н	L	Н	L	L	Data Out	Data Out	Word Read	Active
L	Н	Х	L	L	Н	Data In	High-Z	Lower Byte Write	Active
L	Н	Х	L	Н	L	High-Z	Data In	Upper Byte Write	Active
L	Н	Х	L	L	L	Data In	Data In	Word Write	Active

Note

^{2.} Undershoot at power-off: -1.0V in case of pulse width ≤ 20ns

^{1.} X means don't care. (Must be low or high state)

^{2.} This Low Power mode is supported in EM7164SP16L, EM7164SP16N & EM7164SP16R.



RECOMMENDED DC OPERATING CONDITIONS 1)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	1.7	1.8	1.95	V
	V _{CCQ}	1.7	1.8	1.95	V
Ground	V _{SS} , V _{SSQ}	0	0	0	V
Input high voltage	V _{IH}	V _{CCQ} - 0.4	-	V _{CCQ} + 0.2 ¹⁾	V
Input low voltage	V _{IL}	-0.2 ²⁾	-	0.4	V

- 1. T_A = -25 to 85°C, otherwise specified
- 2. Overshoot: Vcc +1.0 V in case of pulse width ≤ 20ns
- 3. Undershoot: -1.0 V in case of pulse width ≤ 20ns
- 4. Overshoot and undershoot are sampled, not 100% tested.

$\textbf{CAPACITANCE}^{1)} \ \ (f=1 \mathrm{MHz}, \ T_A=25^{o}\mathrm{C})$

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	8	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input leakage current	I _{LI}	$V_{\text{IN}} = V_{\text{SS}}$ to V_{CCQ} , $V_{\text{CC}} = V_{\text{CCmax}}$	-1	-	1	uA
Output leakage current	I _{LO}	$ \begin{split} \text{CS\#=V}_{IH} \text{ , } ZZ\#=&\text{V}_{IH} \text{ , OE\#=V}_{IH} \text{ or WE\#=V}_{IL} \text{ ,} \\ \text{V}_{IO}=&\text{V}_{SS} \text{ to V}_{CCQ} \text{ , V}_{CC=}&\text{V}_{CCmax} \end{split} $	-1	-	1	uA
Average operating current	I _{CC1}	Cycle time = 1us, I_{IO} =0mA, 100% duty, CS# \leq 0.2V, ZZ# \geq V _{CCQ} -0.2V, $V_{IN}\leq$ 0.2V or $V_{IN}\geq$ V _{CCQ} -0.2V	-	-	5	mA
	I _{CC2}	Cycle time = Min, I_{IO} =0mA, 100% duty, CS#= V_{IL} , ZZ#= V_{IH} , V_{IN} = V_{IL} or V_{IH}	-	-	25	mA
Page access operating current	I _{CCP}	tPC = Min,CS#= V_{IL} , ZZ#= V_{IH} , I_{IO} =0mA, Page add. cycling.	-	-	15	mA
Output low voltage	V _{OL}	I _{OL} = 0.5mA, V _{CC=} V _{CCmin}	-	-	0.2*V _{CCQ}	V
Output high voltage	V _{OH}	I _{OH} = -0.5mA, V _{CC=} V _{CCmin}	0.8*V _{CCQ}	-	-	V
Standby current (CMOS)	I _{SB}	CS#,ZZ# \geq V _{CCQ} -0.2V, Other inputs = 0 ~ V _{CCQ} (Typ. condition : V _{CC} =1.8V @ 25°C) (Max. condition : V _{CC} =1.95V @ 85°C)	-	-	70	uA

^{1.} Maximum Icc specifications are tested with $V_{CC} = V_{CCmax}$.



EM7164SP16x 1Mx16 Pseudo Static RAM

AC OPERATING CONDITIONS


Test Conditions (Test Load and Test Input/Output Reference)

Input Pulse Level: 0.2V to V_{CCQ}-0.2V

Input Rise and Fall Time: 5ns

Input and Output reference Voltage : $V_{CCQ}/2$ Output Load (See right) : $CL^{1)} = 30pF$

1. Including scope and Jig capacitance



AC CHARACTERISTICS

		Symbol	Sp	peed	Unit
	Parameter List	Symbol	Min	Max	- Unit
	Read Cycle Time	t _{RC}	70	10k	ns
	Address access time	t _{AA}	-	70	ns
	Chip enable to data output	t _{CO}	-	70	ns
Read	Output enable to valid output	t _{OE}	-	25	ns
	UB#, LB# enable to data output	t _{BA}	-	25	ns
	Chip enable to low-Z output	t _{LZ}	10	-	ns
	UB#, LB# enable to low-Z output	t _{BLZ}	0	-	ns
	Output enable to low-Z output	t _{OLZ}	0	-	ns
	Chip disable to high-Z output	t _{HZ}	0	20	ns
	UB#, LB# disable to high-Z output	t _{BHZ}	0	20	ns
	Output disable to high-Z output	t _{OHZ}	0	20	ns
	Output hold from Address change	t _{OH}	5	-	ns
	Write Cycle Time	t _{WC}	70	10k	ns
	Chip enable to end of write	t _{CW}	60	-	ns
	Address setup time	t _{AS}	0	-	ns
	Address valid to end of write	t _{AW}	60	-	ns
	UB#, LB# valid to end of write	t _{BW}	60	-	ns
Write	Write pulse width	t _{WP}	50	-	ns
	Write recovery time	t _{WR}	0	-	ns
	Write to output high-Z	t _{WHZ}	0	20	ns
	Data to write time overlap	t _{DW}	20	-	ns
	Data hold from write time	t _{DH}	0	-	ns
	End write to output low-Z	t _{OW}	5	-	ns
	Maximum cycle time	t MRC*1)	-	10k	ns
Page	Page mode cycle time	t _{PC} *1)	25	-	ns
	Page mode address access time	t _{PAA} *1)	-	25	ns


NOTES

1. These parameters are not supported in EM7164SP16R & EM7164SP16S.




TIMING DIAGRAMS

READ CYCLE (1) (Address controlled, CS#=OE#= V_{IL} , ZZ#=WE#= V_{IH} , UB# or/and LB#= V_{IL})



READ CYCLE (2) (ZZ#=WE#=V_{IH})




NOTES (READ CYCLE)

- 1. t_{HZ} , t_{BHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. Do not Access device with cycle timing shorter than t_{RC} for continuous periods > 10us.



PAGE READ CYCLE (1) (ZZ#=WE#=V_{IH}, 8 Words access)




NOTES (READ CYCLE)

- 1. t_{HZ} , t_{BHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. Do not Access device with cycle timing shorter than t_{RC} for continuous periods > 10us.
- 3. This page read cycle(8 page mode) is supported in EM7164SP16L & EM7164SP16M.



PAGE READ CYCLE (2) (ZZ#=WE#=V_{IH}, 16 Words access)




NOTES (READ CYCLE)


- 1. t_{HZ} , t_{BHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. Do not Access device with cycle timing shorter than t_{RC} for continuous periods > 10us.
- 3. This page read cycle(16 page mode) is supported in EM7164SP16N & EM7164SP16P.




WRITE CYCLE (1) (WE# controlled, ZZ#=V_{IH})



WRITE CYCLE (2) (CS# controlled, ZZ#=V_{IH})



WRITE CYCLE (3) (UB#/LB# controlled, ZZ#=V_{IH})






NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(t_{WP}) of low CS#, low WE# and low UB# or LB#. A write begins at the last transition among low CS# and low WE# with asserting UB# or LB# low for single byte operation or simultaneously asserting UB# and LB# low for word operation. A write ends at the earliest transition among high CS# and high WE#. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from CS# going low to end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as CS# or WE# going high.
- 5. Do not access device with cycle timing shorter than t_{WC} for continuous periods > 10us.

LOW POWER MODES

Deep Power Down Mode Entry/Exit



NOTES (DEEP POWER DOWN)

- 1. During Deep Power Down mode, all referesh related activity are disabled.
- 2. This DPD mode is supported in EM7164SP16L, EM7164SP16N & EM7164SP16R.


Parameter	Description	Min.	Max.	Units
tzzcs	ZZ# low to CS# low	0	-	ns
t _{cszz}	CS# high to ZZ# high	0	-	ns
t _R	Operation Recovery Time	200	-	us
t _{ZZP}	ZZ# pulse width	20	-	ns

Low Power Mode Characteristics

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Deep Power Down Current		$ZZ\# \le 0.2V$, Other inputs = 0 ~ V_{CCQ} (Max. condition : $V_{CC}=1.95V @ 85^{O}C$)	-	-	10	uA



TIMING WAVEFORM OF POWER UP



- NOTE (POWER UP)
- 1. After Vcc reaches Vcc(Min.), wait 200us with CS# high. Then you get into the normal operation.
- 2. ZZ# pin should be connected with VCC in EM7164SP16M, EM7164SP16P, EM7164SP16S.





MEMORY FUNCTION GUIDE

