
## CY54FCT244T, CY74FCT244T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCCS071 - OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- CY54FCT244T
  - 48-mA Output Sink Current
    12-mA Output Source Current
- CY74FCT244T
  - 64-mA Output Sink Current
    32-mA Output Source Current
- 3-State Outputs

#### CY54FCT244T . . . D PACKAGE CY74FCT244T . . . P, Q, OR SO PACKAGE (TOP VIEW) OE<sub>A</sub> [ 19**∏** ŌE<sub>B</sub> $DA_0 \prod 2$ ОВ<sub>0</sub> 🛛 з 18**∏** OA<sub>0</sub> DA<sub>1</sub> [] 4 DΒ<sub>0</sub> 17 OB₁ **[**] 5 16 OA₁ $DA_2 \begin{bmatrix} 1 \\ 6 \end{bmatrix}$ 15 DB₁ OB<sub>2</sub> [] 7 14 DA<sub>3</sub> [] 8 DB<sub>2</sub> 13 12 OA<sub>3</sub> OB<sub>3</sub> [] 9 11 DB<sub>3</sub> GND [] 10




#### description

The 'FCT244T devices are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers, and bus-oriented transmitters/receivers. These devices provide speed and drive capabilities equivalent to their fastest bipolar logic counterparts, while reducing power consumption. The input and output voltage levels allow direct interface with TTL, NMOS, and CMOS devices without external components.

These devices are fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





# CY54FCT244T, CY74FCT244T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCCS071 - OCTOBER 2001

#### **ORDERING INFORMATION**

TA	PACI	KAGEŤ	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP – Q	Tape and reel	3.6	CY74FCT244DTQCT	FCT244D
0°C to 70°C	SOIC - SO	Tube	3.6	CY74FCT244DTSOC	FCT244D
	30IC - 30	Tape and reel	3.6	CY74FCT244DTSOCT	FC1244D
	SOIC - SO	Tube	4.1	CY74FCT244CTSOC	FCT244C
	3010 - 30	Tape and reel	4.1	CY74FCT244CTSOCT	FC1244C
	QSOP - Q	Tape and reel	4.1	CY74FCT244CTQCT	FCT244C
	DIP – P	Tube	4.6	CY74FCT244ATPC	CY74FCT244ATPC
400C to 050C	SOIC - SO	Tube	4.6	CY74FCT244ATSOC	FCT244A
-40°C to 85°C	30IC - 30	Tape and reel	4.6	CY74FCT244ATSOCT	FC1244A
	QSOP - Q	Tape and reel	4.6	CY74FCT244ATQCT	FCT244A
	SOIC - SO	Tube	6.5	CY74FCT244TSOC	FCT244
	3010 - 30	Tape and reel	6.5	CY74FCT244TSOCT	FC1244
	QSOP - Q	Tape and reel	6.5	CY74FCT244TQCT	FCT244
	CDIP – D	Tube	4.6	CY54FCT244CTDMB	
	LCC – L	Tube	4.6	CY54FCT244CTLMB	
55°C to 125°C	CDIP – D	Tube	5.1	CY54FCT244ATDMB	
–55°C to 125°C	LCC – L	Tube	5.1	CY54FCT244ATLMB	
	CDIP – D	Tube	7	CY54FCT244TDMB	
	LCC – L	Tube	7	CY54FCT244TLMB	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


#### **FUNCTION TABLE**

	INPUTS		OUTPUT
ΘE <sub>A</sub>	<del>OE</del> B	D	0
L	L	L	L
L	L	Н	Н
Н	Н	Χ	Z

H = High logic level, L = Low logic level,X = Don't care, Z = High-impedance state

SCCS071 - OCTOBER 2001

#### logic diagram (positive logic)



## absolute maximum rating over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1): P package	69°C/W
Q package	68°C/W
SO package	58°C/W
Ambient temperature range with power applied, T <sub>A</sub>	–65°C to 135°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



# CY54FCT244T, CY74FCT244T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCCS071 - OCTOBER 2001

## recommended operating conditions (see Note 2)

		CY	54FCT24	4T	CY7	4FCT24	1DT	CY	74FCT24	14T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V
VIH	High-level input voltage	2			2			2			V
$V_{IL}$	Low-level input voltage			8.0			8.0			0.8	V
loh	High-level output current			-12			-32			-32	mA
lOL	Low-level output current			48			64			64	mA
TA	Operating free-air temperature	-55		125	0		70	-40		85	°C

NOTE 2: All unused inputs of the device must be held at  $V_{\hbox{CC}}$  or GND to ensure proper device operation.

SCCS071 - OCTOBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		CT CONDITION	<u> </u>	CY	54FCT24	4T	CY	74FCT24	4T	UNIT
PARAMETER		ST CONDITION	3	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
VIK	$V_{CC} = 4.5 \text{ V}, \qquad I_{I}$	N = -18 mA			-0.7	-1.2				V
VIK	$V_{CC} = 4.75 \text{ V}, \qquad I_{I}$	N = -18  mA						-0.7	-1.2	V
	$V_{CC} = 4.5 \text{ V},$ Ic	OH = -12 mA		2.4	3.3					
Voн	V <sub>CC</sub> = 4.75 V	OH = -32 mA					2			V
	VCC = 4.75 V	OH = -15 mA					2.4	3.3		
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$ Ic	OL = 48 mA			0.3	0.55				V
VOL	$V_{CC} = 4.75 \text{ V}, \qquad I_{C}$	OL = 64 mA						0.3	0.55	V
$V_{hys}$	All inputs				0.2			0.2		V
1.	$V_{CC} = 5.5 \text{ V}, \qquad V$	'IN = VCC				5				μΑ
1 <sub>1</sub>	$V_{CC} = 5.25 \text{ V}, V$	'IN = VCC							5	μΑ
1	$V_{CC} = 5.5 \text{ V}, \qquad V$	<sub>IN</sub> = 2.7 V				±1				μА
lін	$V_{CC} = 5.25 \text{ V}, V$	<sub>IN</sub> = 2.7 V							±1	μΛ
1	$V_{CC} = 5.5 \text{ V}, \qquad V$	<sub>IN</sub> = 0.5 V				±1				μА
111	$V_{CC} = 5.25 \text{ V}, V$	<sub>IN</sub> = 0.5 V							±1	μΑ
10711	$V_{CC} = 5.5 \text{ V}, V$	OUT = 2.7 V				10				μΑ
lozh	$V_{CC} = 5.25 \text{ V}, \qquad V$	OUT = 2.7 V							10	μΛ
lozi	$V_{CC} = 5.5 \text{ V}, \qquad V$	OUT = 0.5 V				-10				μΑ
lozL	$V_{CC} = 5.25 \text{ V}, V$	OUT = 0.5 V							-10	μΛ
los‡	$V_{CC} = 5.5 \text{ V}, \qquad V$	OUT = 0 V		-60	-120	-225				mA
105+	$V_{CC} = 5.25 \text{ V}, V$	OUT = 0 V					-60	-120	-225	ША
l <sub>off</sub>	$V_{CC} = 0 V,$ $V$	OUT = 4.5 V				±1			±1	μΑ
laa	$V_{CC} = 5.5 \text{ V}, \qquad V$	′ <sub>IN</sub> ≤ 0.2 V,	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				mA
lcc	$V_{CC} = 5.25 \text{ V}, V$	′ <sub>IN</sub> ≤ 0.2 V,	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2	IIIA
Alaa	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4$	$V$ , $f_1 = 0$ , Outp	uts open		0.5	2				mA
∆ICC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.$	.4 V§, f <sub>1</sub> = 0, Out	puts open					0.5	2	ША
	$V_{CC} = 5.5 \text{ V}, O_{ne} \text{ input}$		% duty cycle,							
	Outputs open, $\overline{OE}_A = \overline{OE}_A = \overline{OE}_A$				0.06	0.12				mA/
<sup>I</sup> CCD <sup>¶</sup>	$V_{CC} = 5.25 \text{ V, One input}$		% duty cycle							MHz
	Outputs open, $\overline{OE}_A = \overline{C}$	DE <sub>B</sub> = GND,	770 daty byole,					0.06	0.12	
	$V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{C}$	CC - 0.2 V								

<sup>&</sup>lt;sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, Ios tests should be performed last.

<sup>§</sup> Per TTL-driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND

This parameter is derived for use in total power-supply calculations.

## CY54FCT244T, CY74FCT244T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCCS071 - OCTOBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS	,	CY	54FCT24	14T	CY	74FCT24	4T	UNIT
PARAMETER	TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
		One bit switching at f <sub>1</sub> = 10 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	$V_{CC} = 5.5 V$ ,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1	2.4				
	Outputs open, OE <sub>A</sub> = OE <sub>B</sub> = GND	Eight bits switching	$V_{IN} = 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.3	2.6				
IC#		at f <sub>1</sub> = 2.5 MHz at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND		3.3	10.6				mA
IC"		One bit switching at f <sub>1</sub> = 10 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	ma
	$V_{CC} = 5.25 \text{ V},$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1	2.4	
	Outputs open, $\overline{OE}_A = \overline{OE}_B = GND$	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$V_{IN} = 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					1.3	2.6	
		at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND					3.3	10.6	
C <sub>i</sub>					5	10		5	10	pF
Co					9	12		9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

 $^{\#}$ IC = ICC +  $\triangle$ ICC  $\times$  DH  $\times$  NT + ICCD (f<sub>0</sub>/2 + f<sub>1</sub>  $\times$  N<sub>1</sub>)

Where:

IC = Total supply current

ICC = Power-supply current with CMOS input levels

 $\Delta I_{CC}$  = Power-supply current for a TTL high input (V<sub>IN</sub> = 3.4 V)

 $D_H$  = Duty cycle for TTL inputs high  $N_T$  = Number of TTL inputs at  $D_H$ 

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Input signal frequency

N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I<sub>CC</sub> formula.



## CY54FCT244T, CY74FCT244T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCCS071 - OCTOBER 2001


## switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY54FC	T244T	CY54FCT	244AT	CY54FCT	244CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	D	0	1.5	7	1.5	5.1	1.5	4.6	ns
<sup>t</sup> PHL	В	0	1.5	7	1.5	5.1	1.5	4.6	115
<sup>t</sup> PZH	ŌĒ	0	1.5	8.5	1.5	6.5	1.5	6.5	20
tPZL	OE	O	1.5	8.5	1.5	6.5	1.5	6.5	ns
<sup>t</sup> PHZ	ŌĒ	0	1.5	7.5	1.5	5.9	1.5	5.7	20
t <sub>PLZ</sub>	OE .	U	1.5	7.5	1.5	5.9	1.5	5.7	ns

## switching characteristics over operating free-air temperature range (see Figure 1)

DADAMETED	FROM	то	CY74FC	T244T	CY74FCT244AT		CY74FCT	244CT	CY74FCT	244DT	LINUT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tPLH	D	0	1.5	6.5	1.5	4.6	1.5	4.1	1.5	3.6	
tPHL	D	0	1.5	6.5	1.5	4.6	1.5	4.1	1.5	3.6	ns
t <sub>PZH</sub>	ŌE	0	1.5	8	1.5	6.2	1.5	5.8	1.5	4.8	ns
t <sub>PZL</sub>	OL	0	1.5	8	1.5	6.2	1.5	5.8	1.5	4.8	
<sup>t</sup> PHZ	ŌE	0	1.5	7	1.5	5.6	1.5	5.2	1.5	4	ns
t <sub>PLZ</sub>	OE	J	1.5	7	1.5	5.6	1.5	5.2	1.5	4	115

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





www.ti.com 15-Oct-2009

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	n MSL Peak Temp <sup>(3)</sup>
5962-9220301M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9220301MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
5962-9220301MSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
5962-9220302M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9220302MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
5962-9220302MSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
5962-9220303M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9220303MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
5962-9220303MSA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
CY54FCT244ATDMB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
CY54FCT244ATLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
CY54FCT244ATW	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
CY54FCT244CTDMB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
CY54FCT244CTW	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
CY54FCT244TDMB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
CY54FCT244TLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
CY54FCT244TW	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
CY74FCT244ATPC	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CY74FCT244ATPCE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CY74FCT244ATQCT	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT244ATQCTE4	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT244ATQCTG4	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT244ATSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244ATSOCE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244ATSOCG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244ATSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244ATSOCTE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244ATSOCTG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244CTQCT	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT244CTQCTE4	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT244CTQCTG4	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT244CTSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM



#### PACKAGE OPTION ADDENDUM

15-Oct-2009 www.ti.com

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
						no Sb/Br)		
CY74FCT244CTSOCE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244CTSOCG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244CTSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244CTSOCTG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244DTQCT	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT244DTQCTE4	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT244DTQCTG4	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT244DTSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244DTSOCE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244DTSOCG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244DTSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244DTSOCTE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244DTSOCTG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244TQCT	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT244TQCTG4	ACTIVE	SSOP/ QSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CY74FCT244TSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244TSOCE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244TSOCG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244TSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244TSOCTE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CY74FCT244TSOCTG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs. **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check



#### PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2009

http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





11-Mar-2008

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT244ATQCT	SSOP/ QSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT244ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
CY74FCT244CTQCT	SSOP/ QSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT244CTSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
CY74FCT244DTQCT	SSOP/ QSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT244DTSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
CY74FCT244TQCT	SSOP/ QSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT244TSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1






\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT244ATQCT	SSOP/QSOP	DBQ	20	2500	346.0	346.0	33.0
CY74FCT244ATSOCT	SOIC	DW	20	2000	346.0	346.0	41.0
CY74FCT244CTQCT	SSOP/QSOP	DBQ	20	2500	346.0	346.0	33.0
CY74FCT244CTSOCT	SOIC	DW	20	2000	346.0	346.0	41.0
CY74FCT244DTQCT	SSOP/QSOP	DBQ	20	2500	346.0	346.0	33.0
CY74FCT244DTSOCT	SOIC	DW	20	2000	346.0	346.0	41.0
CY74FCT244TQCT	SSOP/QSOP	DBQ	20	2500	346.0	346.0	33.0
CY74FCT244TSOCT	SOIC	DW	20	2000	346.0	346.0	41.0


#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## W (R-GDFP-F20)

## CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DW (R-PDSO-G20)


## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



# DW (R-PDSO-G20)




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBQ (R-PDSO-G20)

#### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AD.



## DBQ (R-PDSO-G20)

## PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated