

CDCE913 CDCEL913

SCAS849E – JUNE 2007 – REVISED MARCH 2010

# Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs

Check for Samples: CDCE913, CDCEL913


## FEATURES

- Member of Programmable Clock Generator Family
  - CDCE913/CDCEL913: 1-PLL, 3 Outputs
  - CDCE925/CDCEL925: 2-PLL, 5 Outputs
  - CDCE937/CDCEL937: 3-PLL, 7 Outputs
  - CDCE949/CDCEL949: 4-PLL, 9 Outputs
- In-System Programmability and EEPROM
  - Serial Programmable Volatile Register
  - Nonvolatile EEPROM to Store Customer Setting
- Flexible Input Clocking Concept
  - External Crystal: 8 MHz to 32 MHz
  - On-Chip VCXO: Pull Range ±150 ppm
  - Single-Ended LVCMOS up to 160 MHz
- Free Selectable Output Frequency up to 230 MHz
- Low-Noise PLL Core
  - PLL Loop Filter Components Integrated
  - Low Period Jitter (Typical 50 ps)
- Separate Output Supply Pins
  - CDCE913: 3.3 V and 2.5 V

- CDCEL913: 1.8 V
- Flexible Clock Driver
  - Three User-Definable Control Inputs [S0/S1/S2], for example., SSC Selection, Frequency Switching, Output Enable, or Power Down
  - Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth™, WLAN, Ethernet™, and GPS
  - Generates Common Clock Frequencies Used With TI- DaVinci™, OMAP™, DSPs
  - Programmable SSC Modulation
  - Enables 0-PPM Clock Generation
- 1.8-V Device Power Supply
- Wide Temperature Range –40° C to 85° C
- Packaged in TSSOP
- Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)

## APPLICATIONS

• D-TV, STB, IP-STB, DVD-Player, DVD-Recorder, Printer



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DaVinci, OMAP, Pro-Clock are trademarks of Texas Instruments. Bluetooth is a trademark of Bluetooth SIG. I<sup>2</sup>C is a trademark of Philips Electronics. Ethernet is a trademark of Xerox Corporattion.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**A** 

## CDCE913 CDCEL913 SCAS849E – JUNE 2007 – REVISED MARCH 2010





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## DESCRIPTION

The CDCE913 and CDCEL913 are modular PLL-based low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to 3 output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using the integrated configurable PLL.

The CDCx913 has separate output supply pins,  $V_{DDOUT}$ , which is 1.8 V for CDCEL913 and 2.5 V to 3.3 V for CDCE913.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external control signal, that is, PWM signal.

The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, BlueTooth, Ethernet, GPS) or interface (USB, IEEE1394, Memory Stick) clocks from e.g., a 27 MHz reference input frequency.

The PLL supports SSC (spread-spectrum clocking). SSC can be center-spread or down-spread clocking which is a common technique to reduce electro-magnetic interference (EMI).

Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristic.

The device supports non-volatile EEPROM programming for ease customization of the device to the application. It is preset to a factory default configuration (see the DEFAULT DEVICE CONFIGURATION section). It can be re-programmed to a different application configuration before PCB assembly, or re-programmed by in-system programming. All device settings are programmable through SDA/SCL bus, a 2-wire serial interface.


Three programmable control inputs, S0, S1 and S2, can be used to select different frequencies, or change SSC setting for lowering EMI, or other control features like, outputs disable to low, outputs 3-state, power down, PLL bypass etc).

The CDCx913 operates in a 1.8 V environment. It operates in a temperature range of -40° C to 85° C.

TERMINAL		1/0	DESCRIPTION
NAME	ME PIN TSSOP14 I/O DESCRIPTION		
Y1–Y3	11, 9, 8	0	LVCMOS outputs
Xin/CLK	1	I	Crystal oscillator input or LVCMOS clock Input (selectable via SDA/SCL bus)
Xout	14	0	Crystal oscillator output (leave open or pullup when not used)
V <sub>Ctrl</sub>	4	I	VCXO control voltage (leave open or pullup when not used)
V <sub>DD</sub>	3	Power	1.8-V power supply for the device
N/	0.7	Devices	CDCEL913: 1.8-V supply for all outputs
V <sub>DDOUT</sub>	6, 7	Power	CDCE913: 3.3-V or 2.5-V supply for all outputs
GND	5, 10	Ground	Ground
S0	2	I	User-programmable control input S0; LVCMOS inputs; internal pullup 500k
SDA/S1	13	I/O or I	<b>SDA:</b> bidirectional serial data input/output (default configuration), LVCMOS internal pullup; or <b>S1:</b> user-programmable control input; LVCMOS inputs; internal pullup 500k
SCL/S2	12	I	<b>SCL:</b> serial clock input LVCMOS (default configuration), internal pullup 500k or <b>S2:</b> user-programmable control input; LVCMOS inputs; internal pullup 500k

### Terminal Functions for CDCE913, CDCEL913





## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE	UNIT
$V_{DD}$	Supply voltage range	-0.5 to 2.5	V
VI	Input voltage range <sup>(2) (3)</sup>	–0.5 to V <sub>DD</sub> + 0.5	V
Vo	Output voltage range <sup>(2)</sup>	–0.5 to V <sub>DD</sub> + 0.5	V
l <sub>l</sub>	Input current ( $V_I < 0$ , $V_I > V_{DD}$ )	20	mA
lo	Continuous output current	50	mA
T <sub>stg</sub>	Storage temperature range	-65 to 150	°C
TJ	Maximum junction temperature	125	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) SDA and SCL can go up to 3.6V as stated in the Recommended Operating Conditions table.

## PACKAGE THERMAL RESISTANCE for TSSOP (PW) PACKAGE<sup>(1) (2)</sup>

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	AIRFLOW (Ifm)	TSSOP14 °C/W
		0	106
		150	93
$T_{JA}$	Thermal Resistance Junction to Ambient	200	92
		250	90
		500	85
T <sub>JC</sub>	Thermal Resistance Junction to Case	—	43
$T_{JB}$	Thermal Resistance Junction to Board	—	66
$R_{\thetaJT}$	Thermal Resistance Junction to Top	—	1.4
$R_{\theta JB}$	Thermal Resistance Junction to Bottom	—	62

(1) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

Texas INSTRUMENTS

www.ti.com

## **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Device supply voltage	1.7	1.8	1.9	V
M	Output Yx supply voltage for CDCE913, V <sub>DDOUT</sub>	2.3		3.6	V
Vo	Output Yx supply voltage for CDCEL913, V <sub>DDOUT</sub>	1.7		1.9	v
V <sub>IL</sub>	Low-level input voltage LVCMOS			$0.3 V_{DD}$	V
V <sub>IH</sub>	High-level input voltage LVCMOS	0.7 V <sub>DD</sub>			V
V <sub>I (thresh)</sub>	Input voltage threshold LVCMOS		$0.5 V_{DD}$		V
M	Input voltage range S0	0		1.9	V
V <sub>I(S)</sub>	Input voltage range S1, S2, SDA, SCL; V <sub>I(thresh)</sub> = 0.5 V <sub>DD</sub>	0	0 3.6		V
V <sub>I(CLK)</sub>	Input voltage range CLK	0		1.9	V
	Output current ( $V_{DDOUT} = 3.3 V$ )			±12	
I <sub>OH</sub> /I <sub>OL</sub>	Output current ( $V_{DDOUT} = 2.5 V$ )			±10	mA
	Output current (V <sub>DDOUT</sub> = 1.8 V)			±8	
CL	Output load LVCMOS			15	pF
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

## **RECOMMENDED CRYSTAL/VCXO SPECIFICATIONS**<sup>(1)</sup>

		MIN	NOM	MAX	UNIT
f <sub>Xtal</sub>	Crystal input frequency range (fundamental mode)	8	27	32	MHz
ESR	Effective series resistance			100	Ω
f <sub>PR</sub>	Pulling range (0 V $\leq$ V <sub>Ctrl</sub> $\leq$ 1.8 V) <sup>(2)</sup>	±120	±150		ppm
	Frequency control voltage, V <sub>Ctrl</sub>	0		$V_{DD}$	V
C <sub>0</sub> /C <sub>1</sub>	Pullability ratio			220	
CL	On-chip load capacitance at Xin and Xout	0		20	pF

 For more information about VCXO configuration, and crystal recommendation, see application report (SCAA085).
 Pulling range depends on crystal-type, on-chip crystal load capacitance and PCB stray capacitance; pulling range of min ±120 ppm applies for crystal listed in the application report (SCAA085).

## **EEPROM SPECIFICATION**

		MIN	TYP	MAX	UNIT
EEcyc	Programming cycles of EEPROM	100	1000		cycles
EEret	Data retention	10			years

4



### TIMING REQUIREMENTS

over recommended ranges of supply voltage, load, and operating free-air temperature

			MIN	NOM MAX	UNIT			
CLK_IN	CLK_IN REQUIREMENTS							
4	LVCMOS clock input froquency	PLL bypass mode	0	160				
f <sub>CLK</sub>	LVCMOS clock input frequency	PLL mode	8	160	MHz			
t <sub>r</sub> / t <sub>f</sub>	Rise and fall time CLK signal (20%	Rise and fall time CLK signal (20% to 80%)		3	ns			
	Duty cycle CLK at V <sub>DD</sub> /2		40%	60%				

		•••••	STANDARD MODE		E DE	UNIT	
		MIN	MAX	MIN MAX		-	
SDA/SCL TIN	AING REQUIREMENTS (see Figure 12)						
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz	
t <sub>su(START)</sub>	START setup time (SCL high before SDA low)	4.7		0.6		μS	
t <sub>h(START)</sub>	START hold time (SCL low after SDA low)	4		0.6		μS	
t <sub>w(SCLL)</sub>	SCL low-pulse duration	4.7		1.3		μS	
t <sub>w(SCLH)</sub>	SCL high-pulse duration	4		0.6		μS	
t <sub>h(SDA)</sub>	SDA hold time (SDA valid after SCL low)	0	3.45	0	0.9	μS	
t <sub>su(SDA)</sub>	SDA setup time	250		100		ns	
t <sub>r</sub>	SCL/SDA input rise time		1000		300	ns	
t <sub>f</sub>	SCL/SDA input fall time		300		300	ns	
t <sub>su(STOP)</sub>	STOP setup time	4		0.6		μS	
t <sub>BUS</sub>	Bus free time between a STOP and START condition	4.7		1.3		μS	

**CDCE913** CDCEL913 SCAS849E -JUNE 2007-REVISED MARCH 2010

www.ti.com

INSTRUMENTS

**ÈXAS** 

## **DEVICE CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN T	YP <sup>(1)</sup>	MAX	UNIT
OVERAL	L PARAMETER						
		All outputs off, f <sub>CLK</sub> = 27 MHz,	All PLLS on		11		
DD	Supply current (see Figure 3)	$f_{VCO} = 135 \text{ MHz};$ $f_{OUT} = 27 \text{ MHz}$	Per PLL		9		mA
DD(OUT)	Supply current (see Figure 4 and Figure 5)	No load, all outputs on, f <sub>OUT</sub> = 27 MHz	V <sub>DDOUT</sub> = 3.3 V V <sub>DDOUT</sub> = 1.8 V		1.3 0.7		mA
DD(PD)	Power-down current. Every circuit powered down except SDA/SCL	f <sub>IN</sub> = 0 MHz,	V <sub>DD</sub> = 1.9 V		30		μA
/ <sub>(PUC)</sub>	Supply voltage V <sub>dd</sub> threshold for power-up control circuit			0.85		1.45	V
vco	VCO frequency range of PLL			80		230	MHz
OUT	LVCMOS output frequency	V <sub>DDOUT</sub> = 3.3 V V <sub>DDOUT</sub> = 1.8 V				230 230	MHz
VCMOS	PARAMETER					200	
V <sub>IK</sub>	LVCMOS input voltage	V <sub>DD</sub> = 1.7 V; I <sub>I</sub> = -18 mA				-1.2	V
чк I	LVCMOS Input current	$V_{DD} = 0$ V or $V_{DD}$ ; $V_{DD} = 1.9$ V				±5	μA
ч I <sub>IH</sub>	LVCMOS Input current for S0/S1/S2	$V_{I} = V_{DD}; V_{DD} = 1.9 V$				5	μΑ
	LVCMOS Input current for S0/S1/S2	$V_{I} = 0 V; V_{DD} = 1.9 V$				-4	μA
12	Input capacitance at Xin/Clk	$V_{IClk} = 0 V \text{ or } V_{DD}$			6		r
CI	Input capacitance at Xout	$V_{IXout} = 0 V \text{ or } V_{DD}$			2		pF
- 1	Input capacitance at S0/S1/S2						'
CDCE91	3 - LVCMOS PARAMETER FOR VDDOUT = 3.3						
		$V_{\text{DDOUT}} = 3 \text{ V}, I_{\text{OH}} = -0.1 \text{ mA}$		2.9			
V <sub>OH</sub>	LVCMOS high-level output voltage	$V_{\text{DDOUT}} = 3 \text{ V}, \text{ I}_{\text{OH}} = -8 \text{ mA}$	2.4			V	
		$V_{DDOUT} = 3 V, I_{OH} = -12 mA$		2.2			
		V <sub>DDOUT</sub> = 3 V, I <sub>OL</sub> = 0.1 mA				0.1	-
V <sub>OL</sub>	LVCMOS low-level output voltage	V <sub>DDOUT</sub> = 3 V, I <sub>OL</sub> = 8 mA			0.5	V	
		$V_{DDOUT} = 3 V, I_{OL} = 12 mA$				0.8	
<sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	PLL bypass			3.2		ns
r/t <sub>f</sub>	Rise and fall time	V <sub>DDOUT</sub> = 3.3 V (20%-80%)			0.6		ns
jit(cc)	Cycle-to-cycle jitter <sup>(2) (3)</sup>	1 PLL switching, Y2-to-Y3			50	70	ps
jit(per)	Peak-to-peak period jitter <sup>(3)</sup>	1 PLL switching, Y2-to-Y3			60	100	ps
t <sub>sk(o)</sub>	Output skew <sup>(4)</sup> , See Table 2	f <sub>OUT</sub> = 50 MHz; Y1-to-Y3				60	ps
odc	Output duty cycle (5)	f <sub>VCO</sub> = 100 MHz; Pdiv = 1		45%		55%	
CDCE91	3 – LVCMOS PARAMETER for V <sub>DDOUT</sub> = 2.5	V – Mode					
		$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -0.1 \text{ mA}$		2.2			
V <sub>он</sub>	LVCMOS high-level output voltage	$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -6 \text{ mA}$		1.7			V
		$V_{\text{DDOUT}}$ = 2.3 V, $I_{\text{OH}}$ = -10 mA		1.6			
		$V_{DDOUT} = 2.3 \text{ V}, I_{OL} = 0.1 \text{ mA}$				0.1	
V <sub>OL</sub>	LVCMOS low-level output voltage	$V_{DDOUT} = 2.3 \text{ V}, I_{OL} = 6 \text{ mA}$				0.5	V
		$V_{DDOUT}$ = 2.3 V, $I_{OL}$ = 10 mA				0.7	
<sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	PLL bypass			3.6		ns
r/t <sub>f</sub>	Rise and fall time	V <sub>DDOUT</sub> = 2.5 V (20%-80%)			0.8		ns
jit(cc)	Cycle-to-cycle jitter <sup>(2) (3)</sup>	1 PLL switching, Y2-to-Y3			50	70	ps
jit(per)	Peak-to-peak period jitter <sup>(3)</sup>	1 PLL switching, Y2-to-Y3			60	100	ps
sk(o)	Output skew <sup>(4)</sup> , See Table 2	f <sub>OUT</sub> = 50 MHz; Y1-to-Y3				60	ps
odc	Output duty cycle <sup>(5)</sup>	f <sub>VCO</sub> = 100 MHz; Pdiv = 1		45%	55	5%	

(1) All typical values are at respective nominal  $V_{\text{DD}}.$ 

(2)

(3)

The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider. odc depends on output rise and fall time  $(t_r/t_f)$ ; data sampled on rising edge (tr) (4)

(5)

Submit Documentation Feedback 6



## CDCE913 CDCEL913 SCAS849E – JUNE 2007– REVISED MARCH 2010

## **DEVICE CHARACTERISTICS (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
CDCEL9	13 — LVCMOS PARAMETER for VDDOUT	= 1.8 V – Mode	<u>+</u>			
		V <sub>DDOUT</sub> = 1.7 V, I <sub>OH</sub> = -0.1 mA	1.6			
V <sub>OH</sub>	LVCMOS high-level output voltage	$V_{DDOUT} = 1.7 \text{ V}, \text{ I}_{OH} = -4 \text{ mA}$	1.4			V
		$V_{\text{DDOUT}} = 1.7 \text{ V}, I_{\text{OH}} = -8 \text{ mA}$	1.1			
		V <sub>DDOUT</sub> = 1.7 V, I <sub>OL</sub> = 0.1 mA			0.1	
V <sub>OL</sub>	LVCMOS low-level output voltage	$V_{DDOUT} = 1.7 \text{ V}, \text{ I}_{OL} = 4 \text{ mA}$			0.3	V
		$V_{DDOUT} = 1.7 \text{ V}, I_{OL} = 8 \text{ mA}$			0.6	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	PLL bypass		2.6		ns
t <sub>r</sub> /t <sub>f</sub>	Rise and fall time	V <sub>DDOUT</sub> = 1.8 V (20%–80%)		0.7		ns
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter (6) (7)	1 PLL switching, Y2-to-Y3		80	110	ps
t <sub>jit(per)</sub>	Peak-to-peak period jitter <sup>(7)</sup>	1 PLL switching, Y2-to-Y3		100	130	ps
t <sub>sk(o)</sub>	Output skew <sup>(8)</sup> , See Table 2	f <sub>OUT</sub> = 50 MHz; Y1-to-Y3			50	ps
odc	Output duty cycle <sup>(9)</sup>	f <sub>VCO</sub> = 100 MHz; Pdiv = 1	45%		55%	
SDA/SCI	PARAMETER		<u>+</u>			
V <sub>IK</sub>	SCL and SDA input clamp voltage	V <sub>DD</sub> = 1.7 V; I <sub>I</sub> = -18 mA			-1.2	V
I <sub>IH</sub>	SCL and SDA input current	V <sub>I</sub> = V <sub>DD</sub> ; V <sub>DD</sub> = 1.9 V			±10	μΑ
VIH	SDA/SCL input high voltage <sup>(10)</sup>		0.7 V <sub>DD</sub>			V
VIL	SDA/SCL input low voltage <sup>(10)</sup>				$0.3 V_{DD}$	V
V <sub>OL</sub>	SDA low-level output voltage	I <sub>OL</sub> = 3 mA, V <sub>DD</sub> = 1.7 V			$0.2 V_{DD}$	V
CI	SCL/SDA Input capacitance	$V_{I} = 0 V \text{ or } V_{DD}$		3	10	pF

(6) 10000 cycles.

(7) Jitter depends on configuration. Jitter data is for input frequency = 27 MHz,  $f_{VCO}$  = 108 MHz,  $f_{OUT}$  = 27 MHz (measured at Y2).

(8) The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider.

(9) odc depends on output rise and fall time  $(t_r/t_f)$ ; data sampled on rising edge (tr)

(10) SDA and SCL pins are 3.3 V tolerant.

## PARAMETER MEASUREMENT INFORMATION






Figure 1. Test Load





Copyright © 2007–2010, Texas Instruments Incorporated







## **APPLICATION INFORMATION**

## **CONTROL TERMINAL CONFIGURATION**

The CDCE913/CDCEL913 has three user-definable control terminals (S0, S1, and S2) which allow external control of device settings. They can be programmed to any of the following functions:

- Spread spectrum clocking selection → spread type and spread amount selection
- Frequency selection  $\rightarrow$  switching between any of two user-defined frequencies
- Output state selection  $\rightarrow$  output configuration and power down control

The user can predefine up to eight different control settings. Table 1 and Table 2 explain these settings.

#### **Table 1. Control Terminal Definition**

External Control Bits	PLL1 Setting			Y1Setting
Control Function	PLL Frequency Selection	SSC Selection	Output Y2/Y3 Selection	Output Y1 and Power-Down Selection

#### Table 2. PLLx Setting (can be selected for each PLL individual)<sup>(1)</sup>

	SS	C Selection (Cen	ter/Down)				
	SSCx [3-bits]		Center	Down			
0	0	0	0% (off)	0% (off)			
0	0	1	±0.25%	-0.25%			
0	1	0	±0.5%	-0.5%			
0	1	1	±0.75%	-0.75%			
1	0	0	±1.0%	-1.0%			
1	0	1	±1.25%	-1.25%			
1	1	0	±1.5%	-1.5%			
1	1	1	±2.0%	-2.0%			
	FF	REQUENCY SELE	CTION <sup>(2)</sup>				
I	FSx		FUNCTION				
	0		Frequency0				
	1		Frequency1				
	OUTPUT SELECTION <sup>(3)</sup> (Y2 Y3)						
Y	′xYx	FUNCTION					
	0	State0					
	1		State1				

(1) Center/Down-Spread, Frequency0/1 and State0/1 are user-definable in PLLx Configuration Register;

(2) Frequency0 and Frequency1 can be any frequency within the specified f<sub>VCO</sub> range.

(3) State0/1 selection is valid for both outputs of the corresponding PLL module and can be power down, 3-state, low or active

## Table 3. Y1 Setting<sup>(1)</sup>

Y1 SELECTION					
Y1	FUNCTION				
0	State 0				
1	State 1				

(1) State0 and State1 are user definable in Generic Configuration Register and can be power down, 3-state, low, or active.

#### CDCE913 CDCEL913 SCAS849E – JUNE 2007–REVISED MARCH 2010



www.ti.com

S1/SDA and S2/SCL pins of the CDCE913/CDCEL913 are dual function pins. In default configuration they are defined as SDA/SCL for the serial programming interface. They can be programmed as control-pins (S1/S2) by setting the appropriate bits in the EEPROM. Note that the changes to the Control Register (Bit [6] of Byte 02h) have no effect until they are written into the EEPROM.

Once they are set as control pins, the serial programming interface is no longer available. However, if V<sub>DDOUT</sub> is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL).

S0 is **not** a multi use pin; it is a control pin only.

## DEFAULT DEVICE CONFIGURATION

The internal EEPROM of CDCE913/CDCEL913 is pre-configured with a factory default configuration as shown in Figure 6 (The input frequency is passed through the output as a default). This allows the device to operate in default mode without the extra production step of programming it. The default setting appears after power is supplied or after power-down/up sequence until it is reprogrammed by the user to a different application configuration. A new register setting is programmed via the serial SDA/SCL Interface.




Figure 6. Default Configuration

Table 4 shows the factory default setting for the Control Terminal Register. Note that even though 8 different register settings are possible, in default configuration, only the first two settings (0 and 1) can be selected with S0, as S1 and S2 are configured as programming pins in default mode.

	Table 4. Factory	<b>Default Settin</b>	g for Control	l Terminal Register <sup>(1</sup>	)
--	------------------	-----------------------	---------------	-----------------------------------	---

			Y1		PLL1 Settings	
Exter	nal Control Pins	5	Output Selection	Frequency Selection	SSC Selection	<b>Output Selection</b>
S2	S1	S0	Y1	FS1	SSC1	Y2Y3
SCL (I2C)	SDA (I2C)	0	3-state	f <sub>VCO1_0</sub>	off	3-state
SCL (I2C)	SDA (I2C)	1	enabled	f <sub>VCO1_0</sub>	off	enabled

(1) In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. They do not have any control-pin function but they are internally interpreted as if S1=0 and S2=0. S0, however, is a control-pin which in the default mode switches all outputs ON or OFF (as previously predefined).

## SDA/SCL SERIAL INTERFACE

The CDCE913/CDCEL913 operates as a slave device of the 2-wire serial SDA/SCL bus, compatible with the popular SMBus or I2C specification. It operates in the standard-mode transfer (up to 100kbit/s) and fast-mode transfer (up to 400kbit/s) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDCE913/CDCEL913 are dual function pins. In the default configuration they are used as SDA/SCL serial programming interface. They can be re-programmed as general purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, Byte **02h**, Bit **[6]**.



## DATA PROTOCOL

The device supports Byte Write and Byte Read and Block Write and Block Read operations.

For Byte Write/Read operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of Bytes read-out are defined by Byte Count in the Generic Configuration Register. At Block Read instruction, all bytes defined in the Byte Count must be readout to correctly finish the read cycle.

Once a byte has been sent, it is written into the internal register and is effective immediately. This applies to each transferred byte regardless of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM Write Cycle is initiated, the internal SDA registers are written into the EEPROM. During this Write Cycle, data is not accepted at the SDA/SCL bus until the write cycle is completed. However, data can be read out during the programming sequence (Byte Read or Block Read). The programming status can be monitored by *EEPIP*, byte 01h–bit 6.

The offset of the indexed byte is encoded in the command code, as described in Table 5.

					· · ·			
DEVICE	A6	A5	A4	A3	A2	A1 <sup>(1)</sup>	A0 <sup>(1)</sup>	R/W
CDCE913/CDCEL913	1	1	0	0	1	0	1	1/0
CDCE925/CDCEL925	1	1	0	0	1	0	0	1/0
CDCE937/CDCEL937	1	1	0	1	1	0	1	1/0
CDCE949/CDCEL949	1	1	0	1	1	0	0	1/0

#### Table 5. Slave Receiver Address (7 Bits)


(1) Address bits A0 and A1 are programmable via the SDA/SCL bus (byte **01**, bit [**1:0**]. This allows addressing up to 4 devices connected to the same SDA/SCL bus. The least-significant bit of the address byte designates a write or read operation.

### **COMMAND CODE DEFINITION**

#### Table 6. Command Code Definition

BIT	DESCRIPTION
7	0 = <i>Block Read</i> or <i>Block Write</i> operation 1 = <i>Byte Read</i> or <i>Byte Write</i> operation
(6:0)	Byte Offset for Byte Read, Block Read, Byte Write and Block Write operation.

### **Generic Programming Sequence**



#### Figure 7. Generic Programming Sequence

Copyright © 2007–2010, Texas Instruments Incorporated

SCAS849E - JUNE 2007 - REVISED MARCH 2010



#### **Byte Write Programming Sequence**






Figure 8. Byte Write Protocol

## Byte Read Programming Sequence





## **Block Write Programming Sequence**



(1) Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. Also, it is used for internal test purpose and should not be overwritten.

#### Figure 10. Block Write Protocol

### **Block Read Programming Sequence**





Figure 11. Block Read Protocol

## Timing Diagram for the SDA/SCL Serial Control Interface







#### SDA/SCL HARDWARE INTERFACE

Figure 13 shows how the CDCE913/CDCEL913 clock synthesizer is connected to the SDA/SCL serial interface bus. Multiple devices can be connected to the bus but the speed may need to be reduced (400 kHz is the maximum) if many devices are connected.

Note that the pullup resistors (R<sub>P</sub>) depends on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is 4.7 k $\Omega$ . It must meet the minimum sink current of 3 mA at V<sub>OL</sub>max = 0.4 V for the output stages (for more details see the SMBus or I<sup>2</sup>C<sup>TM</sup> Bus specification).




Figure 13. SDA / SCL Hardware Interface

#### SDA/SCL CONFIGURATION REGISTERS

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCE913/CDCEL913. All settings can be manually written into the device via the SDA/SCL bus or easily programmed by using the TI Pro-Clock<sup>™</sup> software. TI Pro-Clock<sup>™</sup> software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.

Address Offset	Register Description	Table
00h	Generic Configuration Register	Table 9
10h	PLL1 Configuration Register	Table 10

The grey-highlighted bits, described in the Configuration Registers tables in the following pages, belong to the Control Terminal Register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2. See the Control Terminal Configuration section.



## Table 8. Configuration Register, External Control Terminals

				Y1		PLL1 Settings			
	External Control Pins				ntrol	Output Selection	Frequency Selection	SSC Selection	Output Selection
	S2	S1	S0	Y1	FS1	SSC1	Y2Y3		
0	0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0		
1	0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1		
2	0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2		
3	0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3		
4	1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4		
5	1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5		
6	1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6		
7	1	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7		
	Address Offset <sup>(1)</sup>		et <sup>(1)</sup>	04h	13h	10h–12h	15h		

(1) Address Offset refers to the byte address in the Configuration Register in Table 9 and Table 10.

Copyright © 2007–2010, Texas Instruments Incorporated



#### **Table 9. Generic Configuration Register**

Offset <sup>(1)</sup>	Bit <sup>(2)</sup>	Acronym	Default <sup>(3)</sup>			Description				
	7	E_EL	Xb	Device identification (read-only): 1 is CDCE913 (3.3 V out), 0 is CDCEL913 (1.8 V out)						
00h	6:4	RID	Xb	Revision Identification Number (read only)						
	3:0	VID	1h	Vendor Identification Number (read only)						
	7	-	0b	Reserved – always write 0						
	6	EEPIP	0b	EEPROM Programming Status4: <sup>(4)</sup> (read	only)		ogramming is completed in programming mode			
	5	EELOCK	Ob	Permanently Lock EEPROM Data <sup>(5)</sup>		0 – EEPROM is 1 – EEPROM wi	not locked Il be permanently locked			
01h	4	PWDN	0b	Device Power Down (overwrites S0/S1/S2 Note: PWDN cannot be set to 1 in the EE	2 setting; configu PROM.	ration register se	ttings are unchanged)			
	-	TWDN	00		0 – device active (PLL1 and all outputs are enabled) 1 – device power down (PLL1 in power down and all outputs in 3-state)					
	3:2	INCLK	00b	Input clock selection:	00 – Xtal		10 – LVCMOS			
	5.2	INCER	005		01 – VCXO		11 – reserved			
	1:0	SLAVE_ADR	01b	Address Bits A0 and A1 of the Slave Rec	eiver Address					
	7	M1	1b	Clock source selection for output Y1:	1 – PLL1 clock					
				Operation mode selection for pin 12/13 <sup>(6)</sup>						
	6	SPICON	Ob	0 – serial programming interfa 1 – control pins S1 (pin 13) an		and SCL (pin 12)				
02h	5:4	Y1_ST1	11b	Y1-State0/1 Definition						
	3:2	Y1_ST0	01b	00 – device power down (all PLLs in power down and all outputs in 3-State)       10 – Y1 disabled to low         01 – Y1 disabled to 3-state       11 – Y1 enabled						
	1:0	Pdiv1 [9:8]				0 – divider reset and stand-by				
03h	7:0	Pdiv1 [7:0]	001h	10-Bit Y1-Output-Divider Pdiv1:		1-to-1023 – divid	ler value			
	7	Y1_7	0b							
	6	Y1_6	0b							
	5	Y1_5	0b		0 – State0 (predefined by Y1 ST0)					
0.41	4	Y1_4	0b	NA w Obsta Distantian (7)						
04h	3	Y1_3	0b	<ul> <li>Y1_x State Selection<sup>(7)</sup></li> </ul>	1 – State1 (predefined by Y1_ST1)					
	2	Y1_2	0b							
	1	Y1_1	1b							
	0 Y1_0		0b							
05h	7:3	XCSEL	0Ah	Crystal Load Capacitor Selection <sup>(8)</sup>	$\begin{array}{l} 00h \rightarrow 0 \ pF\\ 01h \rightarrow 1 \ pF\\ 02h \rightarrow 2 \ pF\\ :14h\mbox{-to-1F} \end{array}$	Fh $ ightarrow$ 20 pF	Vctr O Xin CCSEL=10pF Xout 20pF Xout 20pF			
	2:0		0b	Reserved – do not write other than 0						
	2:0		0b	Reserved – do not write other than 0						

- (1) Writing data beyond '20h' may affect device function.
- (2) All data transferred with the MSB first.
- (3) Unless customer-specific setting.
- (4) During EEPROM programming, no data is allowed to be sent to the device via the SDA/SCL bus until the programming sequence is completed. Data, however, can be read out during the programming sequence (Byte Read or Block Read).
- (5) If this bit is set to high in the EEPROM, the actual data in the EEPROM is permanently locked. No further programming is possible. Data, however can still be written via SDA/SCL bus to the internal register to change device function on the fly. But new data can no longer be saved to the EEPROM. EELOCK is effective only, if written into the EEPROM.
- (6) Selection of "control pins" is effective only if written into the EEPROM. Once written into the EEPROM, the serial programming pins are no longer available. However, if V<sub>DDOUT</sub> is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL), and the two slave receiver address bits are reset to A0="0" and A1="0".
- (7) These are the bits of the Control Terminal Register (see Table 8). The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C1, C2) has to be used to achieve the best clock performance. External capacitors should be used only to finely adjust CL by a few picofarads. The value of CL can be programmed with a resolution of 1 pF for a crystal load range of 0 pF to 20 pF. For CL > 20 pF, use additional external capacitors. Also, the value of the device input capacitance has to be considered which always adds 1.5 pF (6 pF//2 pF) to the selected CL. For more information about VCXO configuration and crystal recommendation, see application report SCAA085.

Copyright © 2007–2010, Texas Instruments Incorporated

Texas Instruments

www.ti.com

#### Table 9. Generic Configuration Register (continued)

Offset <sup>(1)</sup>	Bit <sup>(2)</sup>	Acronym	Default <sup>(3)</sup>	Description				
06h	7:1	BCOUNT	20h	7-Bit Byte Count (defines the number of bytes which will be sent from this device at the next Block Read transfer); all bytes have to be read out to correctly finish the read cycle.				
0011	0	EEWRITE	0b	Initiate EEPROM Write Cycle (4) (9)	0- no EEPROM write cycle 1 - start EEPROM write cycle (internal register are saved to the EEPROM)			
07h-0Fh		—	0h	Unused address range				

(9) The EEPROM WRITE bit must be sent last. This ensures that the content of all internal registers are stored in the EEPROM. The EEWRITE cycle is initiated with the rising edge of the EEWRITE bit. A static level high does not trigger an EEPROM WRITE cycle. The EEWRITE bit has to be reset to low after the programming is completed. The programming status can be monitored by reading out EEPIP. If EELOCK is set to high, no EEPROM programming is possible.

	OFFSET <sup>(1)</sup>	Bit <sup>(2)</sup>	Acronym	Default <sup>(3)</sup>	DESCRIPTION		
		7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC Selection (Modulation Amount) <sup>(4)</sup>		
$ \frac{10}{1-0} = \frac{10}{28\%} = \frac{10}{1-0} = \frac{10}{1-1} = \frac{10}{28\%} = \frac{10}{1-1} = \frac{10}{27\%} = \frac{10}{1-1} = \frac{10}{1-1} = \frac{10}{27\%} = \frac{10}{1-1} = $	10h	4:2	SSC1_6 [2:0]	000b			
$ \frac{7}{6!}  \frac{85c1_5 [0]}{6!4}  \frac{101 - 0.5\%}{0!0 + 1.0\%}  \frac{101 - 0.5\%}{0!1 + 0.75\%}  \frac{101 - 0.5\%}{0!1 + 0.25\%}  \frac{101 - 0.25\%}{0!1 + 0.25\%}  101 -$		1:0	SSC1_5 [2:1]	000			
$ \begin{array}{ c c c c c c } \hline 11h & \hline 11 & SSC1_3[20] & 000b \\ \hline 3.1 & SSC1_2[21] & 000b \\ \hline 0 & SSC1_2[2] & 000b \\ \hline 12h & \hline 5.3 & SSC1_1[2:0] & 000b \\ \hline 2.0 & SSC1_0[2:0] & 000b \\ \hline 2.0 & SSC1_0[2:0] & 000b \\ \hline 2.0 & SSC1_0[2:0] & 000b \\ \hline \hline 2.0 & SSC1_0[2:0] & 000b \\ \hline $		7	SSC1_5 [0]	d000	010 - 0.5% 010 ± 0.5%		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	445	6:4	SSC1_4 [2:0]	000b			
$ \begin{array}{ c c c c c c } \hline 0 & SSC1_2[2] & 000b \\ \hline 12h & 53 & SSC1_2[20] & 000b \\ \hline 20 & SSC1_0[2:0] & 000b \\ \hline 6 & FS1_6 & 0b \\ \hline 6 & FS1_6 & 0b \\ \hline 6 & FS1_6 & 0b \\ \hline 1 & FS1_7 & 0b \\ \hline 4 & FS1_4 & 0b \\ \hline 2 & FS1_2 & 0b \\ \hline 1 & FS1_1 & 0b \\ \hline 1 & FS1_1 & 0b \\ \hline 1 & FS1_1 & 0b \\ \hline 1 & FS1_0 & 0b \\ \hline 1 & SSC1_1 & 0b \\ \hline$	110	3:1	SSC1_3 [2:0]	000b	101 – 1.25% 101 ± 1.25%		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		0	SSC1_2 [2]	000			
2.0         SSC1_0[2:0]         000b           7         FS1_7         0b         6           6         FS1_6         0b         5           5         FS1_5         0b         1           3         FS1_3         0b         1           2         FS1_4         0b         1         -fvco1_0 (predefined by PLL1_0 - Multiplier/Divider value)           1         FS1_3         0b         0         -fvco1_1 (predefined by PLL1_0 - Multiplier/Divider value)           1         FS1_1         0b         0         -fvco1_1 (predefined by PLL1_0 - Multiplier/Divider value)           1         FS1_0         0b         0         -fvco1_1 (predefined by PLL1_0 - Multiplier/Divider value)           1         FS1_0         0b         0         -fvco1_1 (predefined by PLL1_1 - Multiplier/Divider value)           1         FS1_0         0b         0         -fvco1_1 (predefined by PLL1_1 - Multiplier/Divider value)           14h         7         MUX1         1b         PLL1 Multiplexer: 0 - Pdiv1         -Pdiv1           5:4         M3         10b         Output Y3 Multiplexer: 0 - Pdiv1         1 - Pdiv2-Divider         0 - Y2Y3 disabled to 3-State (PL1 1 is in power down)           1:0         Y2Y3_STO         01b         Y		7:6	SSC1_2 [1:0]	d000			
$13h \begin{array}{ c c c c c } \hline \hline & \hline & FS1.7 & 0b \\ \hline & \hline & FS1.6 & 0b \\ \hline & 5 & FS1.5 & 0b \\ \hline & 4 & FS1.4 & 0b \\ \hline & 3 & FS1.3 & 0b \\ \hline & 2 & FS1.3 & 0b \\ \hline & 2 & FS1.2 & 0b \\ \hline & 1 & FS1.1 & 0b \\ \hline & 0 & FS1.0 & 0b \\ \hline & 1 & 1 & FS1.0 & 0b \\ \hline & 0 & FS1.0 & 0b \\ \hline & 6 & M2 & 1b \\ \hline & 6 & M2 & 1b \\ \hline & 5:4 & M3 & 10b \\ \hline & 5:4 & M3 & 10b \\ \hline & 1:0 & Y2Y3_ST0 & 01b \\ \hline & 1:0 & Y2Y3_ST0 & 01b \\ \hline & 1 & Y2Y3_T & 0b \\ \hline & 6 & Y2Y3_5 & 0b \\ \hline & 1 & Y2Y3_1 & 1b \\ \hline & 15h & \hline & 7 & Y2Y3_1 & 1b \\ \hline & 15h & \hline & 15h & \hline & 7 & Y3_1 & 1b \\ \hline & 15h & \hline & 1$	12h	5:3	SSC1_1 [2:0]	000b			
$ \begin{array}{ c c c c c c } \hline & & & & & & & & & & & & & & & & & & $		2:0	SSC1_0 [2:0]	000b			
$13h \begin{cases} \hline 5 & FS1_5 & 0b \\ \hline 4 & FS1_4 & 0b \\ \hline 3 & FS1_3 & 0b \\ \hline 2 & FS1_2 & 0b \\ \hline 1 & FS1_1 & 0b \\ \hline 0 & FS1_0 & 0b \\ \hline 1 & FS1_1 & 0b \\ \hline 0 & FS1_0 & 0b \\ \hline 1 & FS1_1 & 0b \\ \hline 0 & FS1_0 & 1b \\ \hline 1^2 & MUX1 & 1^2 & MUX1 & 1b \\ \hline 1^2 & MUX1 & $		7	FS1_7	0b	FS1_x: PLL1 Frequency Selection (4)		
$ \begin{array}{ c c c c c c } \hline 13h & \hline & \hline & \hline & & \hline & & & \\ \hline & & & & & &$		6	FS1_6	0b			
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		5	FS1_5	0b			
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	405	4	FS1_4	0b			
2         FS1_2         0b           1         FS1_1         0b           0         FS1_0         0b           14h         7         MUX1         1b         PLL1 Multiplexer:         0 - PLL1 1 - PLL1 Bypass (PLL1 is in power down)           6         M2         1b         Output Y2 Multiplexer:         0 - Pdiv1 1 - Pdiv2           5:4         M3         10b         Output Y2 Multiplexer:         0 - Pdiv1-Divider 1 - Pdiv2-Divider 10 - Pdiv3-Divider 10 - Pdiv3-Divider 11 - reserved           3:2         Y2Y3_ST1         11b         00 - Y2/Y3 disabled to 3-State (PLL1 is in power down)           1:0         Y2Y3_ST0         01b         Y2, Y3-State0/1definition:           1:0         Y2Y3_T         0b         0 - Y2/Y3 disabled to 1ow 11 - Y2/Y3 enabled           15h         7         Y2Y3_T         0b           4         Y2Y3_4         0b           3         Y2Y3_2         0b           1         Y2Y3_1         1b	2 ES1 2 Ob		0b				
$ \begin{array}{ c c c c c c c } \hline 0 & FS1_0 & 0b \\ \hline \\ \hline 0 & FS1_0 & 0b \\ \hline \\ \hline \\ 14h \\ \hline \\ 7 & MUX1 & 1b \\ \hline \\ 6 & M2 & 1b \\ \hline \\ 6 & M2 & 1b \\ \hline \\ 5:4 & M3 & 10b \\ \hline \\ 5:4 & M3 & 10b \\ \hline \\ \hline \\ 5:4 & M3 & 10b \\ \hline \\ \hline \\ 3:2 & Y2Y3_ST1 & 11b \\ \hline \\ \hline \\ 1:0 & Y2Y3_ST0 & 01b \\ \hline \\ \hline \\ 1:0 & Y2Y3_ST0 & 01b \\ \hline \\ \hline \\ \hline \\ 7 & Y2Y3_ST0 & 01b \\ \hline \\ \hline \\ 7 & Y2Y3_ST0 & 01b \\ \hline \\ 72 & Y2Y3_ST0 & 01b \\ \hline \\ \hline \\ 7 & Y2Y3_ST0 & 01b \\ \hline \\ \hline \\ 7 & Y2Y3_ST0 & 01b \\ \hline \\ 7 & Y2Y3_ST0 & 01b \\ \hline \\ \hline \\ 7 & Y2Y3_ST0 & 00b \\ \hline \\ \hline \\ 6 & Y2Y3_S & 0b \\ \hline \\ \hline \\ 6 & Y2Y3_S & 0b \\ \hline \\ \hline \\ 7 & Y2Y3_S & 0b \\ \hline \\ \hline \\ 1 & Y2Y3_S & 0b \\ \hline \\ \hline \\ 1 & Y2Y3_S & 0b \\ \hline \\ \hline \\ 1 & Y2Y3_S & 0b \\ \hline \\ \hline \\ 1 & Y2Y3_S & 0b \\ \hline \\ \hline \\ 1 & Y2Y3_S & 0b \\ \hline \\ \hline \\ 1 & Y2Y3_S & 0b \\ \hline \\ \hline \\ \hline \\ 1 & Y2Y3_S & 0b \\ \hline \\ $		2	FS1_2	0b			
$ \begin{array}{ c c c c c c c } \hline 14h & \hline 7 & MUX1 & 1b & PLL1 Multiplexer: & 0 - PLL1 \\ \hline 1 - PLL1 Bypass (PLL1 is in power down) \\ \hline 6 & M2 & 1b & Output Y2 Multiplexer: & 0 - Pdiv1 \\ \hline 1 - Pdiv2 \\ \hline 5:4 & M3 & 10b & Output Y3 Multiplexer: & 01 - Pdiv2-Divider \\ \hline 5:4 & M3 & 10b & Output Y3 Multiplexer: & 01 - Pdiv2-Divider \\ \hline 3:2 & Y2Y3_ST1 & 11b \\ \hline 1:0 & Y2Y3_ST0 & 01b & Y2, Y3-State0/1definition: & 01 - Y2/Y3 disabled to 3-State (PLL1 is in power down) \\ \hline 1 - Y2Y3_3 disabled to 3-State (PLL1 is in power down) \\ \hline 1 - Y2Y3_3 & 01b & Y2Y3_X Output State Selection (4) \\ \hline 7 & Y2Y3_S & 0b \\ \hline 1 & Y2Y3_3 & 0b \\ \hline 1 & Y2Y3_1 & 1b & \end{array} $		1	FS1_1	0b			
$\frac{7}{1-1}  \frac{10}{1-1}  \frac{11}{1-1}  \frac{11}{1-1}  \frac{11}{1-1}  \frac{1-1}{1-1}  \frac{1-1}$		0	FS1_0	0b			
$\frac{6}{5:4} \qquad M3 \qquad 10b \qquad Output Y2 Multiplexer: 1 - Pdiv2$ $\frac{5:4}{5:4} \qquad M3 \qquad 10b \qquad Output Y3 Multiplexer: 00 - Pdiv1-Divider 01 - Pdiv2-Divider 10 - Pdiv3-Divider 11 - reserved \frac{3:2}{1:0} \qquad Y2Y3\_ST1 \qquad 11b \qquad Y2, Y3-State0/1definition: 01 - Y2/Y3 disabled to 3-State (PLL1 is in power down) 01 - Y2/Y3 disabled to 3-State 10-Y2/Y3 disabled to 1ow 11 - Y2/Y3 disabled to low 11 - Y2/Y3 enabled \frac{7}{5} \qquad Y2Y3\_5 \qquad 0b \qquad Y2Y3\_x Output State Selection (4) \frac{6}{5} \qquad Y2Y3\_5 \qquad 0b \qquad Y2Y3\_x Output State Selection (4) \frac{6}{3} \qquad Y2Y3\_3 \qquad 0b \qquad 1 - state0 (predefined by Y2Y3\_ST0) 1 - state1 (predefined by Y2Y3\_ST1)$	14h	7	MUX1	1b	PLI 1 MUITINIAVAR		
$ \begin{array}{ c c c c c c } \hline 5:4 & M3 & 10b & Output Y3 Multiplexer: 01 - Pdiv2-Divider \\ 10 - Pdiv3-Divider \\ 11 - reserved \\\hline \hline 3:2 & Y2Y3_ST1 & 11b \\\hline 3:2 & Y2Y3_ST1 & 11b \\\hline 1:0 & Y2Y3_ST0 & O1b & Y2_Y3-State0/1definition: 00 - Y2/Y3 disabled to 3-State (PLL1 is in power down) \\O1 - Y2/Y3 disabled to 3-State (PLL1 is in power down) \\O1 - Y2/Y3 disabled to 10w \\O1 - Y$		6	M2	1b			
$1:0  \begin{array}{c c c c c c c c c c c c c c c c c c c $		5:4	МЗ	10b	Output Y3 Multiplexer: 01 – Pdiv2-Divider 10 – Pdiv3-Divider		
1:0         Y2Y3_ST0         01b         Y2, Y3-State0/1definition: 10-Y2/Y3 disabled to low 11 - Y2/Y3 enabled           7         Y2Y3_7         0b         Y2Y3_x Output State Selection <sup>(4)</sup> 6         Y2Y3_5         0b         Y2Y3_x Output State Selection <sup>(4)</sup> 5         Y2Y3_3         0b         0 - state0 (predefined by Y2Y3_ST0) 1 - state1 (predefined by Y2Y3_ST1)		3:2	Y2Y3_ST1	11b			
6         Y2Y3_6         0b           5         Y2Y3_5         0b           4         Y2Y3_4         0b           3         Y2Y3_3         0b           2         Y2Y3_2         0b           1         Y2Y3_1         1b		1:0	Y2Y3_ST0	01b	Y2, Y3-State0/1definition: 10–Y2/Y3 disabled to low		
$15h \begin{array}{ c c c c c }\hline 5 & Y2Y3_5 & 0b \\ \hline 4 & Y2Y3_4 & 0b \\\hline 3 & Y2Y3_3 & 0b \\\hline 2 & Y2Y3_2 & 0b \\\hline 1 & Y2Y3_1 & 1b \end{array} 0 - state0 (predefined by Y2Y3_ST0) \\\hline 1 - state1 (predefined by Y2Y3_ST1) \end{array}$		7	Y2Y3_7	0b	Y2Y3_x Output State Selection <sup>(4)</sup>		
4         Y2Y3_4         0b           3         Y2Y3_3         0b           2         Y2Y3_2         0b           1         Y2Y3_1         1b		6	Y2Y3_6	0b			
15h         3         Y2Y3_3         0b         0 - state0 (predefined by Y2Y3_ST0)           2         Y2Y3_2         0b         1 - state1 (predefined by Y2Y3_ST1)           1         Y2Y3_1         1b		5	Y2Y3_5	0b			
3         Y2Y3_3         0b         0 = state( (predefined by Y2Y3_5T0))           2         Y2Y3_2         0b         1 = state1 (predefined by Y2Y3_ST1)           1         Y2Y3_1         1b	15h	4	Y2Y3_4	0b			
2         Y2Y3_2         0b           1         Y2Y3_1         1b	1011	3	Y2Y3_3	0b			
		2	Y2Y3_2	0b			
0 Y2Y3_0 0b		1	Y2Y3_1	1b			
		0	Y2Y3_0	0b			

#### Table 10. PLL1 Configuration Register

(1) Writing data beyond 20h may adversely affect device function.

(2) All data is transferred MSB-first.

(3) Unless a custom setting is used

(4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.



	Table 10. PLL1 Configuration Register (continued)								
OFFSET <sup>(1)</sup>	Bit <sup>(2)</sup>	Acronym	Default <sup>(3)</sup>		DESCRIPTION				
16h	7	SSC1DC	0b	PLL1 SSC down/center selection:	0 – down 1 – center				
1011	6:0	Pdiv2	01h	7-Bit Y2-Output-Divider Pdiv2:	0 – reset and stand-by 1-to-127 is divider value				
	7	—	0b	Reserved – do not write others than	0				
17h	6:0	Pdiv3	01h	7-Bit Y3-Output-Divider Pdiv3:	0 – reset and stand-by 1-to-127 is divider value				
18h	7:0	PLL1_0N [11:4]	004h						
19h	7:4	PLL1_0N [3:0]	0040						
1911	3:0	PLL1_0R [8:5]	000h						
1Ah	7:3	PLL1_0R[4:0]	00011	PLL1_0 <sup>(5)</sup> : 30-Bit Multiplier/Divider va					
2:0		PLL1_0Q [5:3]	10h	(·····································	······································				
	7:5	PLL1_0Q [2:0]	1011						
	4:2	PLL1_0P [2:0]	010b						
1Bh	1:0	VCO1_0_RANGE	00b	$f_{VCO1_0} \text{ range selection:} \qquad \begin{array}{l} 00 - f_{VCO1_0} < 125 \text{ MHz} \\ 01 - 125 \text{ MHz} \le f_{VCO1_0} < 150 \text{ MHz} \\ 10 - 150 \text{ MHz} \le f_{VCO1_0} < 175 \text{ MHz} \\ 11 - f_{VCO1_0} \ge 175 \text{ MHz} \end{array}$					
1Ch	7:0	PLL1_1N [11:4]	004h						
1Dh	7:4	PLL1_1N [3:0]	0040						
IDII	3:0	PLL1_1R [8:5]	000h						
1Eh	7:3	PLL1_1R[4:0]	00011	PLL1_1 <sup>(5)</sup> : 30-Bit Multiplier/Divider va (for more information see paragraph					
	2:0	PLL1_1Q [5:3]	10h						
1Fh	7:5	PLL1_1Q [2:0]	1011	-					
	4:2	PLL1_1P [2:0]	010b						
	1:0	VCO1_1_RANGE	00b	f <sub>VCO1_1</sub> range selection:	$\begin{array}{l} 00 - f_{VCO1\_1} < 125 \mbox{ MHz} \\ 01 - 125 \mbox{ MHz} \leq f_{VCO1\_1} < 150 \mbox{ MHz} \\ 10 - 150 \mbox{ MHz} \leq f_{VCO1\_1} < 175 \mbox{ MHz} \\ 11 - f_{VCO1\_1} \geq 175 \mbox{ MHz} \end{array}$				

## Table 10. PLL1 Configuration Register (continued)

(5) PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0<N<4096



(2)

## **PLL Multiplier/Divider Definition**

At a given input frequency ( $f_{IN}$ ), the output frequency ( $f_{OUT}$ ) of the CDCE913/CDCEL913 can be calculated:

$$f_{\text{OUT}} = \frac{f_{\text{IN}}}{\text{Pdiv}} \times \frac{N}{M}$$
(1)

where

M (1 to 511) and N (1 to 4095) are the multiplier/divide values of the PLL; Pdiv (1 to 127) is the output divider.

The target VCO frequency ( $f_{VCO}$ ) of each PLL can be calculated:

$$f_{\rm VCO} = f_{\rm IN} \times \frac{\rm N}{\rm M}$$

The PLL internally operates as fractional divider and needs the following multiplier/divider settings:

• N

• 
$$P = 4 - int \left( \log_2 \frac{N}{M} \right)$$
 [if  $P < 0$  then  $P = 0$ ]

• 
$$Q = int \left(\frac{IN}{M}\right)$$

•  $R = N' - M \times Q$ 

where

N' = N ×  $2^{P}$ ; N ≥ M; 100 MHz <  $f_{VCO}$  > 200 MHz; 16 ≤ q ≤ 63 0 ≤ p ≤ 7 0 ≤ r ≤ 51

Example:

for $f_{IN} = 27$ MHz; M = 1; N = 4; Pdiv = 2;	for $f_{IN} = 27$ MHz; M = 2; N = 11; Pdiv = 2;
$\rightarrow f_{OUT} = 54 \text{ MHz}$	$\rightarrow$ f <sub>OUT</sub> = 74.25 MHz
$\rightarrow$ f <sub>VCO</sub> = 108 MHz	$\rightarrow$ f <sub>VCO</sub> = 148.50 MHz
$\rightarrow$ P = 4 - int(log <sub>2</sub> 4) = 4 - 2 = 2	$\rightarrow$ P = 4 - int(log <sub>2</sub> 5.5) = 4 - 2 = 2
$\rightarrow$ N" = 4 × 2 <sup>2</sup> = 16	$\rightarrow N'' = 11 \times 2^2 = 44$
$\rightarrow$ Q = int(16) = 16	$\rightarrow$ Q = int(22) = 22
$\rightarrow R = 16 - 16 = 0$	$\rightarrow R = 44 - 44 = 0$

The values for P, Q, R, and N' are automatically calculated when using TI Pro-Clock™ software.



## **REVISION HISTORY**

Changes from Revision B (December 2007) to Revision C	Page
Added SDA and SCL can go up to 3.6V as stated in the Recommended Operating Conditions table	3
Deleted 230 value, moved to Max	
Deleted 230 value, moved to Max	
Changes from Revision C (September) to Revision D	Page
Deleted sentence - A different default setting can be programmed upon customer request. Contact T Instruments sales or marketing representative for more information.	
Changes from Revision D (October 2009) to Revision E	Page
• Added PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0 <n<4096 configure="" foot="" pll1="" register="" ta<="" td="" to=""><td>ble 17</td></n<4096>	ble 17
• Added PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511 to PLL Multiplier/Divider Definition Section	18

#### **PACKAGING INFORMATION**

RUMENTS

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CDCE913PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCE913PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCE913PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCE913PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCEL913PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCEL913PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCEL913PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCEL913PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

• Automotive: CDCEL913-Q1

• • • • • • • • • • • •

NOTE: Qualified Version Definitions:



15-Jan-2010


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


# PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE913PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CDCEL913PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

30-Jul-2010



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE913PWR	TSSOP	PW	14	2000	346.0	346.0	29.0
CDCEL913PWR	TSSOP	PW	14	2000	346.0	346.0	29.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



B. This drawing is subject to change without notice.


Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



# LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated