

Dual Input Multiservice Line Card Adaptive Clock Translator

AD9557 **Data Sheet**

FEATURES

Supports GR-1244 Stratum 3 stability in holdover mode Supports smooth reference switchover with virtually no disturbance on output phase

Supports Telcordia GR-253 jitter generation, transfer, and tolerance for SONET/SDH up to OC-192 systems

Supports ITU-T G.8262 synchronous Ethernet slave clocks

Supports ITU-T G.823, G.824, G.825, and G.8261

Auto/manual holdover and reference switchover

2 reference inputs (single-ended or differential)

Input reference frequencies from 2 kHz to 1250 MHz

Reference validation and frequency monitoring (1 ppm)

Programmable input reference switchover priority

20-bit programmable input reference divider

2 pairs of clock output pins with each pair configurable as a single differential LVDS/HSTL output or as 2 single-ended **CMOS outputs**

Output frequencies: 360 kHz to 1250 MHz

Programmable 17-bit integer and 24-bit fractional feedback divider in digital PLL

Programmable digital loop filter covering loop bandwidths from 0.1 Hz to 5 kHz (2 kHz maximum for <0.1 dB of peaking)

Low noise system clock multiplier

Frame sync support

Adaptive clocking

Optional crystal resonator for system clock input

On-chip EEPROM to store multiple power-up profiles

Pin program function for easy frequency translation configuration

Software controlled power-down

40-lead (6 mm × 6 mm) LFCSP package

APPLICATIONS

Network synchronization, including synchronous Ethernet and SDH to OTN mapping/demapping

Cleanup of reference clock jitter

SONET/SDH clocks up to OC-192, including FEC

Stratum 3 holdover, jitter cleanup, and phase transient

Wireless base station controllers

Cable infrastructure


Data communications

GENERAL DESCRIPTION

The AD9557 is a low loop bandwidth clock multiplier that provides jitter cleanup and synchronization for many systems, including synchronous optical networks (SONET/SDH). The AD9557 generates an output clock synchronized to up to four external input references. The digital PLL allows for reduction of input time jitter or phase noise associated with the external references. The digitally controlled loop and holdover circuitry of the AD9557 continuously generates a low jitter output clock even when all reference inputs have failed.

The AD9557 operates over an industrial temperature range of −40°C to +85°C. If more inputs/outputs are needed, refer to the AD9558 for the four-input/six-output version of the same part.

FUNCTIONAL BLOCK DIAGRAM



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. www.analog.com Tel: 781.329.4700

Fax: 781.461.3113 ©2011 Analog Devices, Inc. All rights reserved.

Data Sheet

AD9557

TABLE OF CONTENTS

Features 1
Applications1
General Description
Functional Block Diagram 1
Revision History
Preliminary Specifications4
Supply Voltage4
Supply Current4
Power Dissipation5
Logic Inputs (M3 to M0, RESET, ASYNC A)5
Logic Outputs (M3 to M0, IRQ)6
System Clock Inputs (XOA, XOB)6
Reference Inputs
Reference Monitors
Reference Switchover Specifications
Distribution Clock Outputs9
Time Duration of Digital Functions11
Digital PLL11
Digital PLL Lock Detection11
Holdover Specifications11
Serial Port Specifications—SPI Mode12
Serial Port Specifications—I ² C Mode13
Jitter Generation
Absolute Maximum Ratings16
ESD Caution
Pin Configuration and Function Descriptions17
Typical Performance Characteristics
Input/Output Termination Recommendations24
Getting Started
Chip Power Monitor and Start-up25
Multifunction Pins at Reset/Power-Up25
Device Register Programming Using a Register Setup File 25
Register Programming Overview
Theory of Operation
Overview
Reference Clock Inputs
Reference Monitors
Reference Profiles
Reference Switchover
Digital PLL (DPLL) Core

System Clock	33
System Clock Inputs	33
SYSCLK Multiplier	33
Output PLL (APLL)	35
Clock Distribution	36
Clock Dividers	36
Output Power-Down	36
Output Enable	36
Output Mode	36
Clock Distribution Synchronization	36
Status and Control	37
Multifunction Pins (M0 to M3)	37
IRQ Pin	37
Watchdog Timer	38
EEPROM	38
Serial Control Port	44
SPI/I ² C Port Selection	44
SPI Serial Port Operation	44
I ² C Serial Port Operation	47
Programming the I/O Registers	51
Buffered/Active Registers	51
Autoclear Registers	51
Register Access Restrictions	51
Thermal Performance	52
Power Supply Partitions	53
3.3 V Supplies	53
1.8 V Supplies	53
Pin Program Function Description	54
Overview of On-Chip ROM Features	54
Hard Pin Programming Mode	55
Soft Pin Programming Overview	56
Register Map	57
Register Map Bit Descriptions	67
Serial Port Configuration (Register 0x0000 to Register 0x0005)	67
Clock Part Serial ID (Register 0x000C to Register 0x000D)	
System Clock (Register 0x0100 to Register 0x0108)	
General Configuration (Register 0x0200 to Register 0x0214)	
-	

IRQ Mask (Register 0x020A to Register 0x020F)70
DPLL Configuration (Register 0x0300 to Register 0x032E)71
Output PLL Configuration (Register 0x0400 to Register 0x0408)74
Output Clock Distribution (Register 0x0500 to Register 0x0509)76
Reference Inputs (Register 0x0600 to Register 0x0602)78
DPLL Profile Registers (Register 0x0700 to Register 0x0766)79
Operational Controls (Register 0x0A00 to Register 0x0A0D)81

Quick In-Out Frequency Soft Pin Configuration	85
Status ReadBack (Register 0x0D00 to Register 0x0D10)	86
IRQ Monitor (Register 0x0D02 to Register 0x0D09)	87
EEPROM Control (Register 0x0E00 to Register 0x0E03).	90
EEPROM Storage Sequence (Register 0x0E10 to Register 0x0E3C)	91
Outline Dimensions	97
Ordering Guide	97

REVISION HISTORY

10/11—Revision 0: Initial Version

PRELIMINARY SPECIFICATIONS

Minimum (min) and maximum (max) values apply for the full range of supply voltage and operating temperature variations. Typical (typ) values apply for AVDD3 = DVDD_I/O = 3.3 V; AVDD = DVDD = 1.8 V; $T_A = 25^{\circ}\text{C}$, unless otherwise noted.

SUPPLY VOLTAGE

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
SUPPLY VOLTAGE					
DVDD3	3.135	3.30	3.465	V	
DVDD	1.71	1.80	1.89	V	
AVDD3	3.135	3.30	3.465	V	
AVDD	1.71	1.80	1.89	V	

SUPPLY CURRENT

The test conditions for the maximum (max) supply current are the same as the test conditions for the All Blocks Running parameter of Table 3. The test conditions for the typical (typ) supply current are the same as the test conditions for the Typical Configuration parameter of Table 3.

Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT FOR TYPICAL CONFIGURATION					Typical numbers are for the typical configuration listed in Table 3
I _{DVDD3}	12	18	26	mA	Pin 30, Pin 31, Pin 40
lovdd	13	20	28	mA	Pin 6, Pin 34, Pin 35
I _{AVDD3}	35	49	63	mA	Pin 14, Pin 19
l _{AVDD}	112	162	215	mA	Pin 7, Pin 10, Pin 11, Pin 17, Pin 18, Pin 22, Pin 23, Pin 24
SUPPLY CURRENT FOR THE ALL BLOCKS RUNNING CONFIGURATION					Maximum numbers are for all blocks running configuration in Table 3
I _{DVDD3}	12	18	33	mA	Pin 30, Pin 31, Pin 40
I _{DVDD}	10	19	30	mA	Pin 6, Pin 34, Pin 35
l _{AVDD3}	47	68	89	mA	Pin 14, Pin 19
I_{AVDD}	113	163	215	mA	Pin 7, Pin 10, Pin 11, Pin 17, Pin 18, Pin 22, Pin 23, Pin 24

POWER DISSIPATION

Table 3.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
POWER DISSIPATION					
Typical Configuration	0.36	0.55	0.76	W	System clock: 49.152 MHz crystal; DPLL active; both 19.44 MHz input references in differential mode One HSTL driver at 644.53125 MHz One 3.3 V CMOS driver at 161.1328125 MHz and 80 pF capacitive load on CMOS output
All Blocks Running	0.39	0.61	0.85	W	System clock: 49.152 MHz crystal; DPLL active; both input references in differential mode One HSTL driver at 750 MHz Two 3.3 V CMOS drivers at 250 MHz and 80 pF capacitive load on CMOS outputs
Full Power-Down		44	125	mW	Typical configuration with no external pull-up or pull-down resistors; about 2/3 of this power is on AVDD3
Incremental Power Dissipation					Conditions = typical configuration; table values show the change in power due to the indicated operation
Input Reference On/Off					
Differential Without ÷2	20	25	32	mW	Additional current draw is in the DVDD3 domain only
Differential With ÷2	26	32	40	mW	Additional current draw is in the DVDD3 domain only
Single-Ended (Without ÷2)	5	7	9	mW	Additional current draw is in the DVDD3 domain only
Output Distribution Driver On/off					
LVDS (at 750 MHz)	12	17	22	mW	Additional current draw is in the AVDD domain only
HSTL (at 750 MHz)	14	21	28	mW	Additional current draw is in the AVDD domain only
1.8 V CMOS (at 250 MHz)	14	21	28	mW	A single 1.8 V CMOS output with an 80 pF load
3.3 V CMOS (at 250 MHz)	18	27	36	mW	A single 3.3 V CMOS output with an 80 pF load
Other Blocks On/Off					
Second RF Divider	36	51	64	mW	Additional current draw is in the AVDD domain only
Channel Divider Bypassed	10	17	23	mW	Additional current draw is in the AVDD domain only

LOGIC INPUTS (M3 TO M0, $\overline{\text{RESET}}$, $\overline{\text{SYNC}}$)

Table 4.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
LOGIC INPUTS (SYNC , RESET)					
Input High Voltage (V _{IH})	2.1			V	
Input Low Voltage (V _I L)			0.8	V	
Input Current (I _{INH} , I _{INL})		±50	±100	μΑ	
Input Capacitance (C _{IN})		3		pF	
LOGIC INPUTS (M3 to M0)					
Input High Voltage (V _H)	2.5			V	
Input ½ Level Voltage (V _{IM})	1.0		2.2	V	
Input Low Voltage (V⊥)			0.6	V	
Input Current (I _{INH} , I _{INL})		±60	±100	μΑ	
Input Capacitance (C _{IN})		3		pF	

LOGIC OUTPUTS (M3 TO M0, IRQ)

Table 5.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
LOGIC OUTPUTS (M3 to M0, IRQ)					
Output High Voltage (V _{OH})	DVDD3 - 0.4			V	$I_{OH} = 1 \text{ mA}$
Output Low Voltage (Vol)			0.4	V	I _{OL} = 1 mA
IRQ Leakage Current					Open-drain mode
Active Low Output Mode			-200	μΑ	V _{OH} = 3.3 V
Active High Output Mode			100	μΑ	$V_{OL} = 0 V$

SYSTEM CLOCK INPUTS (XOA, XOB)

Table 6.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
PLL OUTPUT FREQUENCY RANGE	765		805	MHz	The VCO range may place limitations on nonstandard system clock input frequencies
PHASE-FREQUENCY DETECTOR (PFD) RATE			150	MHz	
FREQUENCY MULTIPLICATION RANGE	2		255		Assumes valid system clock and PFD rates
SYSTEM CLOCK REFERENCE INPUT PATH					
Input Frequency Range	10		400	MHz	
Minimum Input Slew Rate	20			V/µs	Minimum limit imposed for jitter performance
Common-Mode Voltage	1.05	1.16	1.25	V	Internally generated
Differential Input Voltage Sensitivity System Clock Input Doubler Duty Cycle	250			mV p-p	Minimum voltage across pins required to ensure switching between logic states; the instantaneous voltage on either pin must not exceed the supply rails; can accommodate single-ended input by ac grounding complimentary input. 1 V p-p recommended for optimal jitter performance This is the amount of duty cycle variation that can be tolerated on the system clock input to use the doubler
System Clock input = 50 MHz	45	50	55	%	input to use the doubler
System Clock input = 30 MHz	46	50	54	%	
System Clock input = 26 MHz to 20 MHz	47	50	53	%	
Input Capacitance	7/	3	33	pF	Single-ended, each pin
Input Resistance		4.2		kΩ	Single chaca, each pin
CRYSTAL RESONATOR PATH		7,2		RS2	
Crystal Resonator Frequency Range	10		50	MHz	Fundamental mode, AT cut crystal
Maximum Crystal Motional Resistance			100	Ω	randamental mode, / il cat crystal
maximam crystal motional nesistance			.50		

REFERENCE INPUTS

Table 7.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DIFFERENTIAL OPERATION					
Frequency Range					
Sinusoidal Input	10		750	MHz	
LVPECL Input	0.002		1250	MHz	The reference input /2 block must be engaged for $f_{IN} > 705 \text{ MHz}$
LVDS Input	0.002		750	MHz	The reference input /2 block must be engaged for f _{IN} > 705 MHz
Minimum Input Slew Rate	40			V/µs	Minimum limit imposed for jitter performance
Common-Mode Input Voltage					
AC-Coupled	1.9	2	2.1	V	Internally generated
DC-Coupled	1.0		2.4	V	
Differential Input Voltage Sensitivity				mV	Minimum differential voltage across pins required to ensure switching between logic levels; instantaneous voltage on either pin must not exceed the supply rails
f_{IN} < 800 MHz	240			mV	
$f_{IN} = 800 \text{ to } 1050 \text{ MHz}$	320			mV	
$f_{IN} = 1050 \text{ to } 1250 \text{ MHz}$	400			mV	
Differential Input Voltage Hysteresis		58	100	mV	
Input Resistance		21		kΩ	
Input Capacitance		3		pF	
Minimum Pulse Width High					
LVPECL	390			ps	
LVDS	640			ps	
Minimum Pulse Width Low					
LVPECL	390			ps	
LVDS	640			ps	
SINGLE-ENDED OPERATION					
Frequency Range (CMOS)	0.002		300	MHz	
Minimum Input Slew Rate	40			V/µs	Minimum limit imposed for jitter performance
Input Voltage High (V _{IH})					
1.2 V to 1.5 V Threshold Setting	1.0			V	
1.8 V to 2.5 V Threshold Setting	1.4			V	
3.0 V to 3.3 V Threshold Setting	2.0			V	
Input Voltage Low (V _{IL})					
1.2 V to 1.5 V Threshold Setting			0.35	V	
1.8 V to 2.5 V Threshold Setting			0.5	V	
3.0 V to 3.3 V Threshold Setting			1.0	V	
Input Resistance		47		kΩ	
Input Capacitance		3		pF	
Minimum Pulse Width High	1.5			ns	
Minimum Pulse Width Low	1.5			ns	

REFERENCE MONITORS

Table 8.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
REFERENCE MONITORS					
Reference Monitor					
Loss of Reference Detection Time			1.1	DPLL PFD period	Nominal phase detector period = R/f _{REF} ¹
Frequency Out-of Range Limits	<2		10 ⁵	Δf/f _{REF} (ppm)	Programmable (lower bound subject to quality of the system clock (SYSCLK); the SYSCLK accuracy must be better than the lower bound.
Validation Timer	0.001		65.535	sec	Programmable in 1 ms increments

 $^{^{1}}$ f_{REF} is the frequency of the active reference; R is the frequency division factor determined by the R-divider.

REFERENCE SWITCHOVER SPECIFICATIONS

Table 9.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
REFERENCE SWITCHOVER SPECIFICATIONS					Assumes a jitter-free reference; satisfies
Maximum Output Phase Perturbation					Telcordia GR-1244-CORE requirements.
(Phase Build-Out Switchover)					
50 Hz DPLL Loop Bandwidth					
Peak		0	±100	ps	
Steady-state		0	±100	ps	
2 kHz DPLL Loop Bandwidth					
Peak		0	±250	ps	
Steady-state		0	±100	ps	
Time Required to Switch to a New Reference					
Phase Build-Out Switchover			1.1	DPLL PFD period	Calculated using the nominal phase detector period (NPDP = R/f _{REF}); the total time required is the time, plus the reference validation time and the time required to lock to the new reference.

DISTRIBUTION CLOCK OUTPUTS

Table 10.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
HSTL MODE					
Output Frequency	0.36		1250	MHz	
Rise/Fall Time (20% to 80%) ¹		140	250	ps	100 Ω termination across output pins
Duty Cycle					
Up to $f_{OUT} = 700 \text{ MHz}$	45	48	52	%	
Up to $f_{OUT} = 750 \text{ MHz}$	42	48	53	%	
Up to f _{оит} = 1250 MHz		43		%	
Differential Output Voltage Swing	700	950	1200	mV	Magnitude of voltage across pins; output driver static
Common-Mode Output Voltage	700	870	960	mV	Output driver static
LVDS MODE					
Output Frequency	0.36		1250	MHz	
Rise/Fall Time (20% to 80%) ¹		185	280	ps	100 Ω termination across the output pair
Duty Cycle					'
Up to $f_{OUT} = 750 \text{ MHz}$	44	48	53	%	
Up to $f_{OUT} = 800 \text{ MHz}$	43	47	53	%	
Up to f _{OUT} = 1250 MHz		43		%	
Differential Output Voltage Swing					
Balanced, V _{OD}	247		454	mV	Voltage swing between output pins; output driver static
Unbalanced, ΔV_{OD}			50	mV	Absolute difference between voltage swing of normal pin and inverted pin output driver static
Offset Voltage					·
Common-Mode, Vos	1.125	1.26	1.375	V	Output driver static
Common-Mode Difference, ΔV _{OS}			50	mV	Voltage difference between pins; output driver static
Short-Circuit Output Current		13	24	mA	Output driver static
CMOS MODE					•
Output Frequency					
1.8 V Supply	0.36		150	MHz	10 pF load
3.3 V Supply (OUT0)					'
Strong Drive Strength Setting	0.36		250	MHz	10 pF load
Weak Drive Strength Setting	0.36		25	MHz	10 pF load
Rise/Fall Time(20% to 80%) ¹					P
1.8 V Supply		1.5	3	ns	10 pF load
3.3 V Supply					P
Strong Drive Strength Setting		0.4	0.6	ns	10 pF load
Weak Drive Strength Setting		8		ns	10 pF load
Duty Cycle		-			F
1.8 V Mode		50		%	10 pF load
3.3 V Strong Mode		47		%	10 pF load
3.3 V Weak Mode		51		%	10 pF load
Output Voltage High (V _{OH})		٠.		,,	Output driver static; strong drive strength
AVDD3 = 3.3 V, I _{OH} = 10 mA	AVDD3 – 0.3	3		V	
AVDD3 = 3.3 V, I _{OH} = 1 mA	AVDD3 – 0.			V	
$AVDD3 = 1.8 \text{ V, } I_{OH} = 1 \text{ mA}$	AVDD -0.2			V	

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
Output Voltage Low (V _{OL})					Output driver static; strong drive strength
$AVDD3 = 3.3 \text{ V, } I_{OL} = 10 \text{ mA}$			0.3	V	
$AVDD3 = 3.3 \text{ V, } I_{OL} = 1 \text{ mA}$			0.1	V	
$AVDD3 = 1.8 \text{ V}, I_{OL} = 1 \text{ mA}$			0.1	V	
OUTPUT TIMING SKEW					10 pF load
Between OUT0 and OUT1		10	70	ps	HSTL mode on both drivers; rising edge only; any divide value
Additional Delay On One Driver by Changing Its Logic Type					
HSTL to LVDS	-5	+1	+5	ps	Positive value indicates that the LVDS edge is delayed relative to HSTL
HSTL to 1.8 V CMOS	-5	0	+5	ps	Positive value indicates that the CMOS edge is delayed relative to HSTL
OUT1 HSTL to OUT0 3.3 V CMOS, Strong Mode		3.53	3.59	ns	The CMOS edge is delayed relative to HSTL

¹The listed values are for the slower edge (rise or fall).

TIME DURATION OF DIGITAL FUNCTIONS

Table 11.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
TIME DURATION OF DIGITAL FUNCTIONS					
EEPROM-to-Register Download Time		13	20	ms	Using default EEPROM storage sequence (see Register 0x0E10 to Register 0x0E3F)
Register-to-EEPROM Upload Time		138	145	ms	Using default EEPROM storage sequence (see Register 0x0E10 to Register 0x0E3F
Minimum Power-Down Exit Time		1		ms	Time from power-down exit to system clock lock detect

DIGITAL PLL

Table 12.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DIGITAL PLL					
Phase-Frequency Detector (PFD) Input Frequency Range	2		100	kHz	
Loop Bandwidth	0.1		2000	Hz	Programmable design parameter
Phase Margin	30		89	Degrees	Programmable design parameter
Closed Loop Peaking	<0.1			dB	Programmable design parameter Part can be programmed for <0.1 dB peaking in accordance with Telcordia GR-253 jitter transfer
Reference Input (R) Division Factor	1		2 ²⁰		1, 2,, 1,048,576
Integer Feedback (S) Division Factor	180		2 ¹⁷		180, 181,, 131,072
Fractional Feedback Divide Ratio	0		0.999		Maximum value: 16,777,215/16,777,216

DIGITAL PLL LOCK DETECTION

Table 13.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
PHASE LOCK DETECTOR					
Threshold Programming Range	0.001		65.5	ns	
Threshold Resolution		1		ps	
FREQUENCY LOCK DETECTOR					
Threshold Programming Range	0.001		16,700	ns	Reference-to-feedback period difference
Threshold Resolution		1		ps	

HOLDOVER SPECIFICATIONS

Table 14.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
HOLDOVER SPECIFICATIONS					
Initial Frequency Accuracy		<0.01		ppm	Excludes frequency drift of SYSCLK source; excludes frequency drift of input reference prior to entering holdover; Compliant with GR-1244 Stratum 3.

SERIAL PORT SPECIFICATIONS—SPI MODE

Table 15.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CS					
Input Logic 1 Voltage	2.2			٧	
Input Logic 0 Voltage			1.2	٧	
Input Logic 1 Current		44		μΑ	
Input Logic 0 Current		88		μΑ	
Input Capacitance		2		рF	
SCLK					Internal 30 kΩ pull-down resistor
Input Logic 1 Voltage	2.2			٧	
Input Logic 0 Voltage		0.8	1.2	٧	
Input Logic 1 Current		200		μΑ	
Input Logic 0 Current		1		μΑ	
Input Capacitance		2		рF	
SDIO					
As an Input					
Input Logic 1 Voltage	2.2			V	
Input Logic 0 Voltage			1.2	٧	
Input Logic 1 Current		1		μΑ	
Input Logic 0 Current		1		μΑ	
Input Capacitance		2		pF	
As an Output					
Output Logic 1 Voltage	DVDD3 – 0.6			V	1 mA load current
Output Logic 0 Voltage			0.4	٧	1 mA load current
SDO					
Output Logic 1 Voltage	DVDD3 – 0.6			V	1 mA load current
Output Logic 0 Voltage			0.4	٧	1 mA load current
TIMING					
SCLK					
Clock Rate, 1/t _{CLK}			40	MHz	
Pulse Width High, thigh	10			ns	
Pulse Width Low, t _{LOW}	13			ns	
SDIO to SCLK Setup, t _{DS}	3			ns	
SCLK to SDIO Hold, t _{DH}	6			ns	
SCLK to Valid SDIO and SDO, t _{DV}			10	ns	
\overline{CS} to SCLK Setup (t _s)	10			ns	
CS to SCLK Hold (t _c)	0			ns	
CS Minimum Pulse Width High	6			ns	

SERIAL PORT SPECIFICATIONS—I²C MODE

Table 16.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
SDA, SCL (AS INPUT)					
Input Logic 1 Voltage	0.7 × DVDD3			V	
Input Logic 0 Voltage			$0.3 \times DVDD3$	٧	
Input Current	-10		+10	μΑ	For V _{IN} = 10% to 90% DVDD3
Hysteresis of Schmitt Trigger Inputs	0.015 × DVDD3				
Pulse Width of Spikes That Must Be Suppressed by the Input Filter, tsp			50	ns	
SDA (AS OUTPUT)					
Output Logic 0 Voltage			0.4	٧	$I_0 = 3 \text{ mA}$
Output Fall Time from VIHmin to VILmax	20 + 0.1 C _b ¹		250	ns	10 pF ≤ C_b ≤ 400 pF
TIMING					
SCL Clock Rate			400	kHz	
Bus-Free Time Between a Stop and Start Condition, t_{BUF}	1.3			μs	
Repeated Start Condition Setup Time, tsu; STA	0.6			μs	
Repeated Hold Time Start Condition, thd; STA	0.6			μs	After this period, the first clock pulse is generated
Stop Condition Setup Time, tsu; sto	0.6			μs	
Low Period of the SCL Clock, tLOW	1.3			μs	
High Period of the SCL Clock, thigh	0.6			μs	
SCL/SDA Rise Time, t _R	20 + 0.1 C _b ¹		300	ns	
SCL/SDA Fall Time, t _F	20 + 0.1 C _b ¹		300	ns	
Data Setup Time, t _{SU; DAT}	100			ns	
Data Hold Time, t _{HD; DAT}	100			ns	
Capacitive Load for Each Bus Line, C _b 1			400	pF	

 $^{^{\}mbox{\tiny 1}}\,\mbox{C}_{\mbox{\tiny b}}$ is the capacitance (pF) of a single bus line.

JITTER GENERATION

Jitter generation (random jitter) uses 49.152 MHz crystal for system clock input.

Table 17.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
JITTER GENERATION $f_{REF} = 19.44 \text{ MHz; } f_{OUT} = 622.08 \text{ MHz; } f_{LOOP} = 50 \text{ Hz}$					System clock doubler enabled; high phase margin mode enabled; Register 0x0405 = 0x20; Register 0x0403 = 0x07; Register 0x0400 = 0x81; in cases where multiple driver types are listed, both driver types were tested at those conditions, and the one with higher jitter is quoted, although there is usually not a significant jitter difference between the driver types
HSTL Driver					
Bandwidth: 5 kHz to 20 MHz		304		fs rms	
Bandwidth: 12 kHz to 20 MHz		296		fs rms	
Bandwidth: 20 kHz to 80 MHz		300		fs rms	
Bandwidth: 50 kHz to 80 MHz		266		fs rms	
Bandwidth: 16 MHz to 320 MHz		185		fs rms	

Parameter	Min Typ	Max	Unit	Test Conditions/Comments
$f_{REF} = 19.44 \text{ MHz}$; $f_{OUT} = 644.53 \text{ MHz}$; $f_{LOOP} = 50 \text{ Hz}$				
HSTL Driver				
LVDS Driver	224		6	
Bandwidth: 5 kHz to 20 MHz	334		fs rms	
Bandwidth: 12 kHz to 20 MHz	321		fs rms	
Bandwidth: 20 kHz to 80 MHz	319		fs rms	
Bandwidth: 50 kHz to 80 MHz	277		fs rms	
Bandwidth: 16 MHz to 320 MHz	185		fs rms	
$f_{REF} = 19.44 \text{ MHz}$; $f_{OUT} = 693.48 \text{ MHz}$; $f_{LOOP} = 50 \text{ Hz}$ HSTL Driver				
Bandwidth: 5 kHz to 20 MHz	298		fs rms	
Bandwidth: 12 kHz to 20 MHz	285		fs rms	
Bandwidth: 20 kHz to 80 MHz	286		fs rms	
Bandwidth: 50 kHz to 80 MHz	252		fs rms	
Bandwidth: 16 MHz to 320 MHz	183		fs rms	
$f_{REF} = 19.44$ MHz; $f_{OUT} = 174.703$ MHz; $f_{LOOP} = 1$ kHz HSTL Driver				
Bandwidth: 5 kHz to 20 MHz	354		fs rms	
Bandwidth: 12 kHz to 20 MHz	301		fs rms	
Bandwidth: 20 kHz to 80 MHz	321		fs rms	
Bandwidth: 50 kHz to 80 MHz	290		fs rms	
Bandwidth: 4 MHz to 80 MHz	177		fs rms	
f_{REF} = 19.44 MHz; f_{OUT} = 174.703 MHz; f_{LOOP} = 100 Hz LVDS Driver 3.3 V CMOS Driver				
Bandwidth: 5 kHz to 20 MHz	306		fs rms	
Bandwidth: 12 kHz to 20 MHz	293		fs rms	
Bandwidth: 20 kHz to 80 MHz	313		fs rms	
Bandwidth: 50 kHz to 80 MHz	283		fs rms	
Bandwidth: 4 MHz to 80 MHz	166		fs rms	
f_{REF} = 25 MHz; f_{OUT} = 161.1328 MHz; f_{LOOP} = 100 Hz HSTL Driver				
Bandwidth: 5 kHz to 20 MHz	316		fs rms	
Bandwidth: 12 kHz to 20 MHz	302		fs rms	
Bandwidth: 20 kHz to 80 MHz	324		fs rms	
Bandwidth: 50 kHz to 80 MHz	292		fs rms	
Bandwidth: 4 MHz to 80 MHz	171		fs rms	
$f_{REF} = 2 \text{ kHz}$; $f_{OUT} = 70.656 \text{ MHz}$; $f_{LOOP} = 100 \text{ Hz}$; HSTL Driver 3.3 V CMOS Driver				
Bandwidth: 10Hz to 30 MHz	3.22		ps rms	
Bandwidth: 5 kHz to 20 MHz	338		fs rms	
Bandwidth: 12 kHz to 20 MHz	324		fs rms	
Bandwidth: 10 kHz to 400 kHz	278		fs rms	
Bandwidth: 100 kHz to 10 MHz	210		fs rms	
$f_{REF} = 25$ MHz; $f_{OUT} = 1$ GHz; $f_{LOOP} = 500$ Hz HSTL Driver				
Bandwidth: 100 Hz to 500 MHz (Broadband)	1.71		ps rms	
Bandwidth: 12 kHz to 20 MHz	343		fs rms	
Bandwidth: 20 kHz to 80 MHz	338		fs rms	

Jitter generation (random jitter) Uses 19.2 MHz TCXO for system clock input.

Table 18.

Parameter	Min '	Тур	Max	Unit	Test Conditions/Comments
JITTER GENERATION					System clock doubler enabled; high phase margin mode enabled; Register 0x0405 = 0x20; Register 0x0403 = 0x07; Register 0x0400 = 0x81; in cases where multiple driver types are listed, both driver types were tested at those conditions, and the one with higher jitter is quoted, although there is usually not a significant jitter difference between the driver types
$f_{REF} = 19.44$ MHz; $f_{OUT} = 644.53$ MHz; $f_{LOOP} = 0.1$ Hz HSTL Driver					unvertypes
Bandwidth: 5 kHz to 20 MHz	4	402		fs, rms	
Bandwidth: 12 kHz to 20 MHz		393		fs, rms	
Bandwidth: 20 kHz to 80 MHz		391		fs, rms	
Bandwidth: 50 kHz to 80 MHz		347		fs, rms	
Bandwidth: 16 MHz to 320 MHz		179		fs, rms	
$f_{REF} = 19.44$ MHz; $f_{OUT} = 693.48$ MHz; $f_{LOOP} = 0.1$ Hz HSTL Driver					
Bandwidth: 5 kHz to 20 MHz	3	379		fs, rms	
Bandwidth: 12 kHz to 20 MHz		371		fs, rms	
Bandwidth: 20 kHz to 80 MHz		371		fs, rms	
Bandwidth: 50 kHz to 80 MHz		335		fs, rms	
Bandwidth: 16 MHz to 320 MHz		175		fs, rms	
$f_{REF} = 19.44$ MHz; $f_{OUT} = 312.5$ MHz; $f_{LOOP} = 0.1$ Hz HSTL Driver					
Bandwidth: 5 kHz to 20 MHz	4	413		fs, rms	
Bandwidth: 12 kHz to 20 MHz	4	404		fs, rms	
Bandwidth: 20 kHz to 80 MHz	4	407		fs, rms	
Bandwidth: 50 kHz to 80 MHz		358		fs, rms	
Bandwidth: 4 MHz to 80 MHz		142		fs, rms	
$f_{\text{REF}} = 25 \text{ MHz}$; $f_{\text{OUT}} = 161.1328 \text{ MHz}$; $f_{\text{LOOP}} = 0.1 \text{ Hz}$ HSTL Driver					
Bandwidth: 5 kHz to 20 MHz		399		fs, rms	
Bandwidth: 12 kHz to 20 MHz		391		fs, rms	
Bandwidth: 20 kHz to 80 MHz	4	414		fs, rms	
Bandwidth: 50 kHz to 80 MHz	3	376		fs, rms	
Bandwidth: 4 MHz to 80 MHz		190		fs, rms	
$f_{REF} = 2 \text{ kHz; } f_{OUT} = 70.656 \text{ MHz; } f_{LOOP} = 0.1 \text{ Hz}$ HSTL Driver 3.3 V CMOS Driver					
Bandwidth: 10 Hz to 30 MHz		970		fs, rms	
Bandwidth: 12 kHz to 20 MHz		970 404		fs, rms	
Bandwidth: 12 kHz to 400 kHz		374		fs, rms	
Bandwidth: 100 kHz to 10 MHz		281		fs, rms	

ABSOLUTE MAXIMUM RATINGS

Table 19.

Parameter	Rating
Analog Supply Voltage (AVDD)	2 V
Digital Supply Voltage (DVDD)	2 V
Digital I/O Supply Voltage (DVDD3)	3.6 V
Analog Supply Voltage (AVDD3)	3.6 V
Maximum Digital Input Voltage	-0.5 V to DVDD3 + 0.5 V
Storage Temperature Range	−65°C to +150°C
Operating Temperature Range	−40°C to +85°C
Lead Temperature	300°C
(Soldering 10 sec)	
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. 40-Lead LFCSP Pin Configuration

Table 20. Pin Function Descriptions

Pin No.	Mnemonic	Input/ Output	Pin Type	Description
1	IRO	0	3.3 V CMOS	Interrupt Request Line.
2	SCLK/SCL	ı	3.3 V CMOS	Serial Programming Clock (SCLK). Data clock for serial programming. In I ² C mode, this is a serial clock pin (SCL).
3	SDIO/SDA	1/0	3.3 V CMOS	Serial Data Input/Output (SDIO). When the device is in 4-wire mode, data is written via this pin. In 3-wire mode, both data reads and writes occur on this pin. There is no internal pull-up/pull-down resistor on this pin. In I ² C mode, this is a serial data pin (SDA).
4	SDO	0	3.3 V CMOS	Serial Data Output. Use this pin to read data in 4-wire mode (high impedance in 3-wire mode, which is the default). There is no internal pull-up/pull-down resistor on this pin.
5	<u>cs</u>	I	3.3 V CMOS	Chip Select (SPI). Active low. When programming a device, this pin must be held low. In systems where more than one AD9557 is present, this pin enables individual programming of each AD9557. This pin has an internal $10 \text{ k}\Omega$ pull-up resistor.
6, 34, 35	DVDD	1	Power	1.8 V Digital Supply.
7, 10, 11, 17, 18, 22, 23, 24	AVDD	I	Power	1.8 V Analog (PLL3) Power Supply.
8	XOA	1	Differential input	System Clock Input. XOA contains internal dc biasing and should be ac-coupled with a 0.01 μ F capacitor, except when using a crystal, in which case connect the crystal across XOA and XOB. Single-ended 1.8 V CMOS is also an option but can introduce a spur if the duty cycle is not 50%. When using XOA as a single-ended input, connect a 0.01 μ F capacitor from XOB to ground.
9	XOB	I	Differential input	Complementary System Clock Input. Complementary signal to XOA. XOB contains internal dc biasing and should be ac-coupled with a 0.01 µF capacitor, except when using a crystal, in which case connect the crystal across XOA and XOB.
12	OUT1	0	HSTL, LVDS, or 1.8 V CMOS	Complementary Output 1. This output can be configured as HSTL, LVDS, or single-ended 1.8 V CMOS.

Pin No.	Mnemonic	Input/ Output	Pin Type	Description
13	OUT1	0	HSTL, LVDS, or 1.8 V CMOS	Output 1. This output can be configured as HSTL, LVDS, or single-ended 1.8V CMOS. LVPECL levels can be achieved by ac-coupling and using the Thevenin-equivalent termination as described in the Input/Output Termination Recommendations section.
14, 19	AVDD3	I	Power	3.3 V Analog Power Supply.
15	ОПТО	0	HSTL, LVDS, 1.8 V CMOS, 3.3 V CMOS	Complementary Output 0. This output can be configured as HSTL, LVDS, or single-ended 1.8 V or 3.3 V CMOS.
16	OUT0	0	HSTL, LVDS, 1.8 V CMOS, 3.3 V CMOS	Output 0. This output can be configured as HSTL, LVDS, or single-ended 1.8V or 3.3V CMOS. LVPECL levels can be achieved by ac-coupling and using the Thevenin-equivalent termination as described in the Input/Output Termination Recommendations section.
20	LDO_VCO2	I	LDO bypass	Output PLL Loop Filter Voltage Regulator. Connect a 0.47 µF capacitor from this pin to ground. This pin is also the ac ground reference for the integrated output PLL external loop filter.
21	LF_APLL	I/O	Loop filter	Loop Filter Node for the Output PLL. Connect an external 12 nF capacitor from this pin to Pin 20 (LDO_VCO2).
25	RESET	I	3.3 V CMOS Logic	Chip Reset. When this active low pin is asserted, the chip goes into reset. This pin has an internal 50 k Ω pull-up resistor.
26	PINCONTROL	1	3.3 V CMOS Logic	Pin Program Mode Enable Pin. When pulled high during startup, this pin enables pin programming of the AD9557 configuration during startup. If this pin is low during startup, the user must program the part via the serial port, or use values stored in the EEPROM.
27	SYNC	I	3.3 V CMOS Logic	Clock Distribution Synchronization Pin. Output drivers are held static while this pin is activated and are synchronized on a low-to-high transition of this pin.
28	REFA	I	Differential input	Reference A Input. This internally biased input is typically ac-coupled and, when configured as such, can accept any differential signal with single-ended swing up to 3.3 V. If dc-coupled, input can be LVPECL, LVDS, or single-ended CMOS.
29	REFA	I	Differential input	Complementary Reference A Input. Complementary signal to the input provided on Pin 28.
30, 31, 40	DVDD3	1	Power	3.3 V Digital Power Supply.
32	REFB	I	Differential input	Reference B Input. This internally biased input is typically ac-coupled and, when configured as such, can accept any differential signal with single-ended swing up to 3.3 V. If dc-coupled, input can be LVPECL, LVDS, or single-ended CMOS.
33	REFB	I	Differential input	Complementary Reference B Input. Complementary signal to the input provided on Pin 32.
36, 37, 38, 39	M0, M1, M2, M3,	I/O	3.3 V CMOS Logic (3- level logic at startup)	Configurable I/O Pins. These pins are 3-level logic at startup and are used for pin strapping the input and output frequency configuration at startup. Setting Register $0x0200[0] = 1$ changes these pins to two-level logic and allows these pins to be used for status and control of the AD9557. These pins have both a 30 k Ω pull-up and 30 k Ω pull-down resistor.
EP	VSS	0	Exposed pad	The exposed pad must be connected to ground (VSS).

TYPICAL PERFORMANCE CHARACTERISTICS

 f_R = input reference clock frequency; f_O = clock frequency; f_{SYS} = SYSCLK input frequency; f_S = internal system clock frequency; LBW = DPLL loop bandwidth; I_{CP} = SYSCLK PLL charge pump current; LF = SYSCLK PLL loop filter. AVDD, AVDD3, and DVDD at nominal supply voltage, f_S = 786.432 MHz, I_{CP} = automatic mode, LF = internal, unless otherwise noted.




Figure 3. Absolute Phase Noise (Output Driver = HSTL), $f_R = 19.44 \text{ MHz}, f_O = 622.08 \text{ MHz},$ $Loop BW = 50 \text{ Hz}, f_{SYS} = 49.152 \text{ MHz Crystal}$




Figure 4. Absolute Phase Noise (Output Driver = HSTL), $f_R = 19.44$ MHz, $f_O = 644.53125$ MHz, $Loop\ BW = 50$ Hz, $f_{SYS} = 49.152$ MHz Crystal




Figure 5. Absolute Phase Noise (Output Driver = HSTL), $f_R = 19.44$ MHz, $f_O = 693.482991$ MHz, LBW = 50 Hz, $f_{SYS} = 49.152$ MHz Crystal




Figure 6. Absolute Phase Noise (Output Driver = HSTL), $f_R = 19.44$ MHz, $f_O = 174.703$ MHz, LBW = 1 kHz, $f_{SYS} = 49.152$ MHz Crystal




Figure 7. Absolute Phase Noise (Output Driver = 3.3.V CMOS), $f_R = 19.44$ MHz, $f_O = 161.1328125$ MHz, LBW = 100 Hz, $f_{SYS} = 49.152$ MHz Crystal




Figure 8. Absolute Phase Noise (Output Driver = HSTL), $f_R = 2$ kHz, $f_O = 125$ MHz, LBW = 100 Hz, $f_{SYS} = 49.152$ MHz Crystal




Figure 9. Absolute Phase Noise (Output Driver = HSTL), $f_R = 25$ MHz, $f_O = 1$ GHz, $Loop\ BW = 500$ Hz, $f_{SYS} = 49.152$ MHz Crystal




Figure 10. Absolute Phase Noise (Output Driver = HSTL), $f_R = 19.44$ MHz, $f_O = 644.53$ MHz, LBW = 0.1 Hz, $f_{SYS} = 19.2$ MHz TCXO




Figure 11. Absolute Phase Noise (Output Driver = HSTL), f_R = 19.44 MHz, f_O = 693.482991 MHz, LBW = 0.1 Hz, f_{SYS} = 19.2 MHz TCXO




Figure 12. Absolute Phase Noise (Output Driver = HSTL), $f_R = 19.44$ MHz, $f_O = 312.5$ MHz, LBW = 0.1 Hz, $f_{SYS} = 19.2$ MHz TCXO




Figure 13. Absolute Phase Noise (Output Driver = 3.3 V CMOS), f_R = 19.44 MHz, f_O =161.1328125 MHz, LBW = 0.1 Hz, f_{SYS} = 19.2 MHz TCXO




Figure 14. Absolute Phase Noise (Output Driver = 1.8V CMOS), $f_R = 2 \text{ kHz}, f_O = 70.656 \text{ MHz}, \\ LBW = 0.1 \text{ Hz}, f_{SYS} = 19.2 \text{ MHz TCXO}$




Figure 15. Absolute Phase Noise (Output Driver = HSTL), $f_R = 19.44$ MHz, $f_O = 644.53$ MHz, $f_{SYS} = 19.2$ MHz TCXO Holdover Mode




Figure 16. Amplitude vs. Toggle Rate, HSTL Mode (LVPECL-Compatible Mode)




Figure 17. Amplitude vs. Toggle Rate, LVDS




Figure 18. Amplitude vs. Toggle Rate with 10 pF Load, 3.3 V (Strong Mode) and 1.8 V CMOS




Figure 19. Amplitude vs. Toggle Rate with 10 pF Load, 3.3 V (Weak Mode) CMOS




Figure 20. Power Consumption vs. Frequency, HSTL Mode on Output Driver Power Supply only (Pin 11 and Pin 17)




Figure 21. Power Consumption vs. Frequency, LVDS Mode on Output Driver Power Supply Only (Pin 11 and Pin 17)




Figure 22. Power Consumption vs. Frequency, CMOS Mode on Output Driver Power Supply Only (Pin 11 and Pin 17) for 1.8 V CMOS Mode or on Pin 19 for 3.3 V CMOS Mode, One CMOS Driver




Figure 23. Output Waveform, HSTL (400 MHz)




Figure 24. Output Waveform, LVDS (400 MHz)




Figure 25. Output Waveform, 3.3 V CMOS (100 MHz, Strong Mode)




Figure 26. Output Waveform, 1.8 V CMOS (100 MHz)




Figure 27. Output Waveform, 3.3 V CMOS (20 MHz, Weak Mode)




Figure 28. Closed-Loop Transfer Function for 100 Hz, 2 kHz, and 5 kHz Loop Bandwidth Settings; high Phase Margin Loop Filter Setting (This is compliant with Telcordia GR-253 jitter transfer test for loop bandwidths < 2 kHz.)




Figure 29. Closed-Loop Transfer Function for 100 Hz and 2 kHz Loop Bandwidth Settings; Normal Phase Margin Loop Filter Setting

INPUT/OUTPUT TERMINATION RECOMMENDATIONS




Figure 30. AC-Coupled LVDS or HSTL Output Driver (100 Ω resistor can go on either side of decoupling capacitors and should be as close to the destination receiver as possible.)




Figure 31. DC-Coupled LVDS or HSTL Output Driver




Figure 32. Interfacing the HSTL Driver to a 3.3 V LVPECL Input (This method incorporates impedance matching and dc-biasing for bipolar LVPECL receivers. If the receiver is self-biased, the termination scheme shown in Figure 30 is recommended.)




Figure 33. System Clock Input (XOA, XOB) in Crystal Mode (The recommended $C_{LOAD} = 10$ pF is shown. The values of 10 pF shunt capacitors shown here should equal the C_{LOAD} of the crystal.)




Figure 34. System Clock Input (XOA, XOB) When Using a TCXO/OCXO with 3.3 V CMOS Output

GETTING STARTED

CHIP POWER MONITOR AND START-UP

The AD9557 monitors the voltage on the power supplies at power-up. When DVDD3 is greater than 2.35 V \pm 0.1 V and DVDD is greater than 1.4 V \pm 0.05 V, the device generates a 20 ms reset pulse. The power-up reset pulse is internal and independent of the \overline{RESET} pin. This internal power-up reset sequence eliminates the need for the user to provide external power supply sequencing. Within 45 ns after the leading edge of the internal reset pulse, the M3 to M0 multifunction pins behave as high impedance digital inputs and remain so until programmed otherwise.

During a device reset (either via the power-up reset pulse or the RESET pin), the multifunction pins (M3 to M0) behave as high impedance inputs, but upon removal of the reset condition, level-sensitive latches capture the logic pattern present on the multifunction pins.

MULTIFUNCTION PINS AT RESET/POWER-UP

The AD9557 requires that the user supply the desired logic state to the PINCONTROL pin, as well as the M3 to M0 pins. If PINCONTROL is high, the part is in hard pin programming mode. See the Pin Program Function Description section for details on hard pin programming.

At start-up, there are three choices for the M3 to M0 pins: pull-up, pull-down, and floating. If the PINCONTROL pin is low, the M3 to M0 pins determine the following configurations.

Following a reset, the M1 and M0 pins determine whether the serial port interface behaves according to the SPI or I^2C protocol. Specifically, 0x00 selects the SPI interface, and any other value selects the I^2C port. The 3-level logic of M1 and M0 allow the user to select eight possible I^2C addresses. See Table 24 for details.

The M3 and M2 pins select which of the eight possible EEPROM profiles are loaded, or if the EEPROM loading is bypassed. Leaving M3 and M2 floating at start-up bypasses the EEPROM loading, and the factory defaults are used instead. See Table 22 for details.

DEVICE REGISTER PROGRAMMING USING A REGISTER SETUP FILE

The evaluation software contains a programming wizard and a convenient graphical user interface that assists the user in determining the optimal configuration for the DPLL, APLL, and SYSCLK based on the desired input and output frequencies. It generates a register setup file with a .STP extension that is easily readable using a text editor.

Prior to loading the registers as they appear in an register setup file, the user should place the part into user free-run mode by writing Register 0x0A01[5] = 1, followed by an I/O update (Register 0x0005 = 0x01).

After loading the registers as they appear in a register setup file, the user should clear user freerun mode by writing Register 0x0A01[5] = 0, followed by an I/O update (Register 0x0005 = 0x01).

REGISTER PROGRAMMING OVERVIEW

The following is an overview of the various register blocks in the AD9557. It describes what they do and why they are important.

Registers that Differ from the Defaults for Optimal Performance

The following registers should be changed from their defaults for optimal performance:

- Register 0x0405[5] = 1 binary
- Register 0x0403 = 0x07
- Register 0x0400 = 0x81

Program the System Clock and Freerun Tuning Word

The system clock multiplier (SYSCLK) parameters are at Register 0x0100 to Register 0x0108, and the free-run tuning word is at Register 0x0300 to Register 0x0303. The parameters include the following:

- System clock PLL input type and divider values
- System clock period
- System clock stability timer
- Program the free-run tuning word
- Set free-run mode

It is essential to program the system clock period because many of the AD9557 subsystems rely on this value. It is highly recommended to program the system clock stability timer, as well. This is especially important when using the system clock multiplier but also applies if using an external system clock source, especially if the external source is not expected to be completely stable when power is applied to the AD9557. The system clock stability timer specifies the amount of time that the system clock PLL must be locked before the part declares that the system clock is stable. The default value is 50 ms.

The free-run frequency of the digital PLL (DPLL) determines the frequency that appears at the APLL input when free-run mode is selected. The free-run tuning word is at Register 0x0300 to Register 0x0303. The correct free-run frequency is needed for the APLL to calibrate and lock correctly.

Initialize and Calibrate the Output PLL (APLL)

The registers controlling the APLL are at Register 0x0400 to Register 0x0408. This low-noise, integer-N PLL multiplies the DPLL output (which is usually 175 MHz to 225 MHz) to a frequency in the 3.5 GHz to 4.0 GHz range. After the system clock is configured, and the free-running tuning word is set in Register 0x0300 to Register 0x0303, the user can set the manual APLL VCO calibration bit (Register 0x0405[0]) and issue an I/O update (Register 0x0005[0]). This performs the APLL VCO calibration. VCO calibration ensures that at the time of calibration, the dc control voltage of the APLL VCO is centered in the middle of its operating range. It is important to remember the following points when calibrating the APLL VCO:

- The system clock must be stable.
- The APLL VCO must have the correct frequency from the 30-bit DCO (digitally controlled oscillator) during calibration.
- The APLL VCO must be recalibrated any time the APLL frequency changes.
- APLL VCO calibration occurs on the low-to-high transition of the manual APLL VCO calibration bit, and this bit is not auto-clearing. Therefore, this bit needs to be cleared (and an I/O update issued) before starting another APLL calibration.
- The best way to monitor successful APLL calibration is to monitor Bit 2 in Register 0x0D01 (APLL lock).

Program the Clock Distribution Outputs

The APLL output goes to the clock distribution block. The clock distribution parameters reside in Register 0x0500. They include the following:

- Output power-down control
- Output enable (disabled by default)
- Output synchronization
- Output mode control
- Output divider functionality

Generate the Output Clock

If Register 0x0500 is programmed for automatic clock distribution synchronization via the DPLL phase or frequency lock, the synthesized output signal appears at the clock distribution outputs. Otherwise, set and then clear the soft sync clock distribution bit (Address 0x0A02, Bit 1) or use a multifunction pin input (if programmed accordingly) to generate a clock distribution sync pulse, which causes the synthesized output signal to appear at the clock distribution outputs.

Program the Multifunction Pins (Optional)

This step is required only if the user intends to use any of the multifunction pins for status or control. The multifunction pin parameters are at Register 0x0200 to Register 0x0208.

Program the IRQ Functionality (Optional)

This step is required only if the user intends to use the IRQ feature. The IRQ monitor registers are at Register 0x0D02 to Register 0x0D09. If the desired bits in the IRQ mask registers at Register 0x020A to Register 0x020F are set high, the appropriate IRQ monitor bit at Register 0x0D02 to Register 0x0D09 is set high when the indicated event occurs.

Individual IRQ events are cleared by using the IRQ clearing registers at Register 0x0A04 to Register 0x0A09 or by setting the reset all IRQs bit (Register 0x0A03[1]) equal to 1.

The default values of the IRQ mask registers are such that interrupts are not generated. The IRQ pin mode default is opendrain NMOS.

Program the Watchdog Timer (Optional)

This step is required only if the user intends to use it. The watchdog timer control is at Register 0x0210 and Register 0x0211. The watchdog timer is disabled by default.

The watchdog timer is useful for generating an IRQ after a fixed amount of time. The timer is reset by setting the reset watchdog bit in Register 0x0A03 to 1.

Program the Digital Phase-Locked Loop (DPLL)

The DPLL parameters reside in Register 0x0300 to Register 0x032E. They include the following:

- Free-run frequency
- DPLL pull-in range limits
- DPLL closed-loop phase offset
- Phase slew control (for hitless reference switching)
- Tuning word history control (for holdover operation)

Program the Reference Inputs

The reference input parameters reside in Register 0x0600 to Register 0x0602. See the Reference Clock Input section for details on programming these functions. They include the following:

- Reference power-down
- Reference logic family
- Reference priority

Program the Reference Profiles

The reference profile parameters reside in Register 0x0700 to Register 0x0766. The AD9557 evaluation software contains a wizard that calculates these values based on the user's input frequency. See the Reference Profiles section for details on programming these functions. They include the following:

- Reference period
- Reference period tolerance
- Reference validation timer
- Selection of high phase margin loop filter coefficients
- DPLL loop bandwidth

- Reference prescaler (R-divider)
- Feedback dividers (S, U, and V)
- Phase and frequency lock detector controls

Lock the Digital PLL

After the registers are programmed, the user can clear the freerun bit and issue an I/O update using Register 0x0005[0] to invoke all of the register settings programmed up to this point.

The DPLL locks to the first valid available reference that has the highest priority.

THEORY OF OPERATION




Figure 35. Detailed Block Diagram

OVERVIEW

The AD9557 provides clocking outputs directly related in phase and frequency to the selected (active) reference but with jitter characteristics governed by the system clock, the DCO, and the output PLL (APLL). The AD9557 supports up to two reference inputs and input frequencies ranging from 2 kHz to 1250 MHz. The core of this product is a digital phase-locked loop (DPLL). The DPLL has a programmable digital loop filter that greatly reduces jitter transferred from the active reference to the output. The AD9557 supports both manual and automatic holdover. While in holdover, the AD9557 continues to provide an output as long as the system clock is present. The holdover output frequency is a time average of the output frequency history just prior to the transition to the holdover condition. The device offers manual and automatic reference switchover capability if the active reference is degraded or fails completely. The AD9557 also has adaptive clocking capability that allows the DPLL divider ratios to be changed while the DPLL is locked.

The AD9557 has system clock multiplier, a digital PLL (DPLL), and an analog PLL (APLL). The input signal goes first to the DPLL, which performs the jitter cleaning and most of the frequency translation. The DPLL features a 30-bit digitally controlled oscillator (DCO) output that generates a signal in the 175 MHz to 225 MHz range. The DPLL output goes to an analog integer-n PLL (APLL), which multiplies the signal up to the 3.45 GHz to 4.05 GHz range. That signal is then sent to the clock distribution section, which has two divide-by-3 to divide-

by-11 RF dividers cascaded with 10-bit integer (divide-by-1 to divide-by-1024) channel dividers.

The XOA/XOB inputs provide the input for the system clock. It accepts a reference clock in the 10 MHz to 600 MHz range, or a 10 MHz to 50 MHz crystal connected directly across the XOA/XOB inputs. The system clock provides the clocks to the frequency monitors, the DPLL, and internal switching logic.

The AD9557 has two differential output drivers. Each driver has a dedicated 10-bit programmable post divider. Each differential driver is programmable either as a single differential or dual single-ended CMOS output. The clock distribution section operates at up to 1250 MHz.

In differential mode, the output drivers run on a 1.8 V power supply to offer very high performance with minimal power consumption. There are two differential modes: LVDS and 1.8 V HSTL. In 1.8 V HSTL mode, the voltage swing is compatible with LVPECL. If LVPECL signal levels are required, the designer can ac-couple the AD9557 output and use Thevenin-equivalent termination at the destination to drive LVPECL inputs.

In single-ended mode, each differential output driver can operate as two single-ended CMOS outputs. OUT0 supports either 1.8 V or 3.3 V CMOS operation. OUT1 supports only 1.8 V operation.

REFERENCE CLOCK INPUTS

Two pairs of pins provide access to the reference clock receivers. To accommodate input signals with slow rising and falling edges, both the differential and single-ended input receivers employ hysteresis. Hysteresis also ensures that a disconnected or floating input does not cause the receiver to oscillate.

When configured for differential operation, the input receivers accommodate either ac- or dc-coupled input signals. The input receivers are capable of accepting dc-coupled LVDS and 2.5 V and 3.3 V LVPECL signals. The receiver is internally dc biased to handle ac-coupled operation, but there is no internal 50 Ω or 100 Ω termination.

When configured for single-ended operation, the input receivers exhibit a pull-down load of 45 k Ω (typical). Three user-programmable threshold voltage ranges are available for each single-ended receiver.

REFERENCE MONITORS

The accuracy of the input reference monitors depends on a known and accurate system clock period. Therefore, the functioning of the reference monitors is not operable until the system clock is stable.

Reference Period Monitor

Each reference input has a dedicated monitor that repeatedly measures the reference period. The AD9557 uses the reference period measurements to determine the validity of the reference based on a set of user-provided parameters in the profile register area of the register map.

The monitor works by comparing the measured period of a particular reference input with the parameters stored in the profile register assigned to that same reference input. The parameters include the reference period, an inner tolerance, and an outer tolerance. A 40-bit number defines the reference period in units of femtoseconds. The 40-bit range allows for a reference period entry of up to 1.1 ms. A 20-bit number defines the inner and outer tolerances. The value stored in the register is the reciprocal of the tolerance specification. For example, a tolerance specification of 50 ppm yields a register value of 1/(50 ppm) = 1/0.000050 = 20,000 (0x04E20).

The use of two tolerance values provides hysteresis for the monitor decision logic. The inner tolerance applies to a previously faulted reference and specifies the largest period tolerance that a previously faulted reference can exhibit before it qualifies as non faulted. The outer tolerance applies to an already non faulted reference. It specifies the largest period tolerance that a non faulted reference can exhibit before being faulted.

To produce decision hysteresis, the inner tolerance must be less than the outer tolerance. That is, a faulted reference must meet tighter requirements to become nonfaulted than a nonfaulted reference must meet to become faulted.

Reference Validation Timer

Each reference input has a dedicated validation timer. The validation timer establishes the amount of time that a previously faulted reference must remain unfaulted before the AD9557 declares it valid. The timeout period of the validation timer is programmable via a 16-bit register. The 16-bit number stored in the validation register represents units of milliseconds, which yields a maximum timeout period of 65,535 ms.

It is possible to disable the validation timer by programming the validation timer to 0. With the validation timer disabled, the user must validate a reference manually via the manual reference validation override controls register (Address 0x0A0B).

Reference Validation Override Control

The user also has the ability to override the reference validation logic, and can either force an invalid reference to be treated as valid, or force a valid reference to be treated as an invalid reference. These controls are in Register 0x0A0B to Register 0x0A0D.

REFERENCE PROFILES

The AD9557 has an independent profile for each reference input. A profile consists of set of device parameters such as R divider and N divider. The profiles allow the user to prescribe the specific device functionality that should take effect when one of the input references becomes the active reference.

The AD9557 evaluation software includes a frequency planning wizard that configures the profile parameters, given the input and output frequencies.

The user should not change a profile that is currently in use, or unpredictable behavior may result. The user can either select free-run or holdover mode, or invalidate the reference input prior to changing it.

REFERENCE SWITCHOVER

An attractive feature of the AD9557 is its versatile reference switchover capability. The flexibility of the reference switchover functionality resides in a sophisticated prioritization algorithm that is coupled with register-based controls. This scheme provides the user with maximum control over the state machine that handles reference switchover.

The main reference switchover control resides in the loop mode register (Address 0x0A01). The REF switchover mode bits (Register 0x0A01, Bits[4:2]) allow the user to select one of the reference switchover state machine's four operating modes, as follows:

- Automatic revertive mode
- Automatic non revertive mode
- Manual with automatic fallback mode
- Manual with holdover mode
- Full manual mode

In the automatic modes, a fully automatic priority-based algorithm selects which reference is the active reference. When programmed for an automatic mode, the device chooses the highest priority valid reference. When both references have the same priority, REFA gets preference over REFB. However, the reference position is used only as a tie-breaker and does not initiate a reference switch.

In automatic revertive mode, the device selects the highest priority valid reference and switches to a higher priority reference if it becomes available, even if the currently selected reference is still valid. The user reference is ignored in this mode.

In automatic non revertive mode, the device stays with the currently selected reference as long as it is valid, even if a higher priority reference becomes available. The user reference is ignored is this mode.

In automatic fallback mode, the device uses the user reference as long as it is valid. If it becomes invalid, the reference input with the highest priority is chosen in accordance with the priority-based algorithm.

In manual mode with holdover, the user reference is the active reference until it becomes invalid. At that point, the device automatically goes into holdover.

In manual mode without holdover, the user reference is the active reference regardless of whether or not it is valid.

The user also has the option to force the device directly into holdover or free-run operation via the user holdover and user free-run bits. In free-run mode, the free running frequency tuning word register defines the free-run output frequency. In holdover mode, the output frequency depends on the holdover control settings (see the Holdover section).

Phase Build-Out Reference Switching

The AD9557 supports phase build-out reference switching, which is the term given to a reference switchover that completely masks any phase difference between the previous reference and the new reference. That is, there is virtually no phase change detectable at the output when a phase build-out switchover occurs.

DIGITAL PLL (DPLL) CORE

DPLL Overview

A diagram of the digital DPLL core of the AD9557 appears in Figure 36. The phase/frequency detector, feedback path, lock detectors, phase offset, and phase slew rate limiting that comprise this second generation DPLL are all digital implementations.




Figure 36. Digital PLL Core

The start of the DPLL signal chain is the reference signal, f_R , which is the frequency of the reference input. A reference prescaler reduces the frequency of this signal by an integer factor, R+1, where R is the 20-bit value stored in the appropriate profile register and $0 \le R \le 1,048,575$. Therefore, the frequency at the output of the R-divider (or the input to the time-to-digital converter (TDC)) is

$$f_{TDC} = \frac{f_R}{R+1}$$

A TDC samples the output of the R-divider. The TDC/PFD produces a time series of digital words and delivers them to the digital loop filter. The digital loop filter offers the following advantages:

- Determination of the filter response by numeric coefficients rather than by discrete component values
- The absence of analog components (R/L/C), which eliminates tolerance variations due to aging
- The absence of thermal noise associated with analog components
- The absence of control node leakage current associated with analog components (a source of reference feedthrough spurs in the output spectrum of a traditional analog PLL)

The digital loop filter produces a time series of digital words at its output and delivers them to the frequency tuning input of a sigma-delta (Σ - Δ) modulator. The digital words from the loop filter steer the DPLL output frequency toward frequency and phase lock with the input signal (f_{TDC}).

The DPLL includes a feedback divider that causes the digital loop to operate at an integer-plus-fractional multiple. The output of the DPLL is

$$f_{OUT_DPLL} = f_{TDC} \times \left[(NI + 1) + \frac{FRACI}{MODI} \right]$$

where N1 is the 17-bit value stored in the appropriate profile registers (Register 0x0715 to Register 0x0717 for REFA). FRAC1 and MOD1 are the 24-bit numerators and denominators of the fractional feedback divider block. The fractional portion of the

feedback divider can be bypassed by setting FRAC1 to 0, but MOD1 should never be 0.

The DPLL output frequency is usually 180 MHz to 200 MHz for optimal performance.

TDC/PFD

The phase-frequency detector (PFD) is an all-digital block. It compares the digital output from the TDC (which relates to the active reference edge) with the digital word from the feedback block. It uses a digital code pump and digital integrator (rather than a conventional charge pump and capacitor) to generate the error signal that steers the DPLL output frequency toward phase lock.

Programmable Digital Loop Filter

The AD9557 loop filter is a third order digital IIR filter that is analogous to the third order analog loop shown in Figure 36.




Figure 37. Third Order Analog Loop Filter

The AD9557 loop filter block features a simplified architecture in which the user enters the desired loop characteristics directly into the profile registers. This architecture makes the calculation of individual coefficients unnecessary in most cases, while still offering complete flexibility.

DPLL Digitally Controlled Oscillator Freerun Frequency

The AD9557 uses a Σ - Δ modulator as a digitally controlled oscillator (DCO). The DCO freerun frequency can be calculated from the following equation

$$f_{dco_freerun} = f_{SYS} \times \frac{2}{8 + \frac{FTW0}{2^{30}}}$$

where FTW0 is the value in Register 0x0300 to Register 0x0303, and f_{SYS} is the system clock frequency. See the System Clock section for information on calculating the system clock frequency.

Adaptive Clocking

The AD9557 can support adaptive clocking applications such as asynchronous mapping and demapping. In these applications, the output frequency can be dynamically adjusted by up to ± 100 ppm from the nominal output frequency without manually breaking the DPLL loop and reprogramming the part. This function is supported for REFA only, not REFB.

The following registers are used in this function:

- Register 0x0717 (DPLL N1 divider)
- Register 0x0718 to Register 0x071A (DPLL FRAC1 divider)
- Register 0x071B to Register 0x071D (DPLL MOD1 divider)

Writing to these registers requires an I/O update by writing 0x01 to Register 0x0005 before the new values take effect.

To make small adjustments to the output frequency, the user can vary the FRAC1 and issue an I/O update. The advantage to using only FRAC1 to adjust the output frequency is that the DPLL does not briefly enter holdover. Therefore, the FRAC1 bit can be updated as quickly as the phase detector frequency of the DPLL.

Writing to the N1 and MOD1 dividers allow for larger changes to the output frequency. When the AD9557 detects that the N1 or MOD1 values have changed, it automatically enters and exits holdover for a brief instant without any disturbance in the output frequency. This limits how quickly the output frequency can be adapted.

It is important to realize that the amount of frequency adjustment is limited to ± 100 ppm before the output PLL (APLL) needs a recalibration. Variations larger than ± 100 ppm are possible, but the ability of the AD9557 to maintain lock over temperature extremes may be compromised.

It is also important to remember that the rate of change in output frequency depends on the DPLL loop bandwidth.

DPLL Phase Lock Detector

The DPLL contains an all-digital phase lock detector. The user controls the threshold sensitivity and hysteresis of the phase detector via the profile registers.

The phase lock detector behaves in a manner analogous to water in a tub (see Figure 38). The total capacity of the tub is 4096 units with -2048 denoting empty, 0 denoting the 50% point, and +2048 denoting full. The tub also has a safeguard to prevent overflow. Furthermore, the tub has a low water mark at -1024 and a high water mark at +1024. To change the water level, the user adds water with a fill bucket or removes water with a drain bucket. The user specifies the size of the fill and drain buckets via the 8-bit fill rate and drain rate values in the profile registers.




Figure 38. Lock Detector Diagram

The water level in the tub is what the lock detector uses to determine the lock and unlock conditions. Whenever the water level is below the low water mark (–1024), the detector indicates an unlock condition. Conversely, whenever the water level is above the high water mark (+1024), the detector indicates a lock condition. While the water level is between the marks, the detector simply holds its last condition. This concept appears graphically in Figure 37, with an overlay of an example of the

instantaneous water level (vertical) vs. time (horizontal) and the resulting lock/unlock states.

During any given PFD phase error sample, the detector either adds water with the fill bucket or removes water with the drain bucket (one or the other but not both). The decision of whether to add or remove water depends on the threshold level specified by the user. The phase lock threshold value is a 16-bit number stored in the profile registers and is expressed in picoseconds. Thus, the phase lock threshold extends from 0 ns to ± 65.535 ns and represents the magnitude of the phase error at the output of the PFD.

The phase lock detector compares each phase error sample at the output of the PFD to the programmed phase threshold value. If the absolute value of the phase error sample is less than or equal to the programmed phase threshold value, then the detector control logic dumps one fill bucket into the tub. Otherwise, it removes one drain bucket from the tub. Note that it is not the polarity of the phase error sample, but its magnitude relative to the phase threshold value that determines whether to fill or drain. If more filling is taking place than draining, the water level in the tub eventually rises above the high water mark (+1024), which causes the phase lock detector to indicate lock. If more draining is taking place than filling, then the water level in the tub eventually falls below the low water mark (-1024), which causes the phase lock detector to indicate unlock. The ability to specify the threshold level, fill rate, and drain rate enables the user to tailor the operation of the phase lock detector to the statistics of the timing jitter associated with the input reference signal.

Note that whenever the AD9557 enters the free-run or holdover mode, the DPLL phase lock detector indicates an unlocked state. In addition, whenever the AD9557 performs a reference switch-over, the state of the lock detector prior to the switch is preserved during the transition period.

DPLL Frequency Lock Detector

The operation of the frequency lock detector is identical to that of the phase lock detector. The only difference is that the fill or drain decision is based on the period deviation between the reference and feedback signals of the DPLL instead of the phase error at the output of the PFD.

The frequency lock detector uses a 24-bit frequency threshold register specified in units of picoseconds. Thus, the frequency threshold value extends from 0 μs to $\pm 16.777215~\mu s$. It represents the magnitude of the difference in period between the reference and feedback signals at the input to the DPLL. For example, if

the reference signal is 1.25 MHz and the feedback signal is 1.38 MHz, then the period difference is approximately 75.36 ns $(|1/1,250,000 - 1/1,380,000| \approx 75.36 \text{ ns})$.

Frequency Clamp

The AD9557 digital PLL features a digital tuning word clamp that ensures that the digital PLL output frequency stays within a defined range. This feature is very useful to eliminate undesirable behavior in cases where the reference input clocks may be unpredictable. The tuning word clamp is also useful to guarantee that the APLL never loses lock by ensuring that the APLL VCO frequency stays within its tuning range.

Frequency Tuning Word History

The AD9557 has the ability to track the history of the tuning word samples generated by the DPLL digital loop filter output. It does so by periodically computing the average tuning word value over a user-specified interval. This average tuning word is used during holdover mode to maintain the average frequency when no input references are present.

LOOP CONTROL STATE MACHINE

Switchover

Switchover occurs when the loop controller switches directly from one input reference to another. The AD9557 handles a reference switchover by briefly entering holdover mode, loading the new DPLL parameters, and then immediately recovering. During the switchover event, however, the AD9557 preserves the status of the lock detectors to avoid phantom unlock indications.

Holdover

The holdover state of the DPLL is typically used when none of the input references are present, although the user can also manually engage holdover mode. In holdover mode, the output frequency remains constant. The AD9557 is dependent on the device programming and availability of tuning word history.

Recovery from Holdover

When in holdover and a valid reference becomes available, the device exits holdover operation. The loop state machine restores the DPLL to closed-loop operation, locks to the selected reference, and sequences the recovery of all the loop parameters based on the profile settings for the active reference.

Note that, if the user holdover bit is set, the device does not automatically exit holdover when a valid reference is available. However, automatic recovery can occur after clearing the user holdover bit.

SYSTEM CLOCK

SYSTEM CLOCK INPUTS

Functional Description

The system clock circuit provides a low jitter, stable, high frequency clock for use by the rest of the chip. The XOA/XOB pins are configured to operate in conjunction with the internal SYSCLK multiplier. The SYSCLK multiplier can synthesize the system clock by means of a crystal resonator connected across the XOA/XOB input pins or by means of direct application of a low frequency clock source.

The XOA/XOB inputs are internally biased to a dc level of ~1 V. Take care to ensure that any external connections do not disturb the dc bias as this may significantly degrade performance. AC-coupling is recommended for the XOA/XOB inputs (except when using a crystal resonator).

System Clock Period

The system clock period must be entered into the system clock period registers in order for the AD9557 to accurately measure the frequency of incoming reference signals. These are programmed into the SYSCLK period registers (Register 0x0103 to Register 0x0105), and are entered in units of nanoseconds.

System Clock Details

There are two internal paths for the system clock input signal: reference input (LF) and crystal resonator (XTAL).

The reference input path provides a path to the SYSCLK multiplier (see the SYSCLK Multiplier section), which includes an input divider (M) programmable for divide-by-1, -2, -4, or -8. The purpose of the divider is to limit the frequency at the input to the PLL to less than 150 MHz (the maximum PFD rate).

It is important to note that the XOA/XOB are self-biased, 1.8 V receivers. When using a 3.3 V CMOS oscillator, it is important to use a voltage divider to reduce the input high voltage to a maximum of 1.8 V. The optimal signal for the system clock input is either a crystal in the 50 MHz range, or an ac-coupled square wave with an 1 V p-p amplitude.

The reference input path permits the user to provide an LVPECL, LVDS, 1.8 V CMOS, or sinusoidal low frequency clock for multiplication by the integrated system clock multiplier. The LF path handles input frequencies from 3.5 MHz up to 100 MHz. However, when using a sinusoidal input signal, it is best to use a frequency in excess of 20 MHz. Otherwise, the resulting low slew rate can lead to substandard noise performance. Note that the LF path includes an optional 2× frequency multiplier to double the rate at the input to the SYSCLK PLL and potentially reduce the PLL in-band noise. However, to avoid exceeding the maximum PFD rate of 150 MHz, using the 2× frequency multiplier is valid only for input frequencies below 75 MHz.

The XTAL path enables the connection of a crystal resonator (typically 10 MHz to 50 MHz) across the XOA/XOB input pins. An internal amplifier provides the negative resistance required to induce oscillation. The internal amplifier expects a 3.2 mm \times 2.5 mm AT cut, fundamental mode crystal with a maximum motional resistance of 100 $\Omega.$ The following crystals, listed in alphabetical order, may meet these criteria. Note that, whereas these crystals may meet the preceding criteria according to their data sheets, Analog Devices, Inc., does not guarantee their operation with the AD9557 nor does Analog Devices endorse one crystal manufacturer/supplier over another.

- AVX/Kyocera CX3225SB
- ECS ECX-32
- Epson/Toyocom TSX-3225
- Fox FX3225BS
- NDK NX3225SA
- Siward SX-3225
- Suntsu SCM10B48-49.152 MHz

SYSCLK MULTIPLIER

The SYSCLK multiplier is an integer-N design and relies on an integrated VCO. It provides a means to convert a low frequency clock input to the desired system clock frequency, f_{SYS} (750 MHz to 805 MHz). The SYSCLK PLL multiplier accepts input signals between 3.5 MHz and 600 MHz, but frequencies in excess of 150 MHz require the system clock P-divider to ensure compliance with the maximum PFD rate (150 MHz). The PLL contains a feedback divider (N) that is programmable for divide values between 4 and 255.

$$f_{SYS} = f_{OSC} \times \frac{sysclk_Ndiv}{sysclk_Pdiv}$$

where f_{OSC} is the frequency at the XOA/XOB pins, sysclk_Ndiv is the value stored in Register 0x0100 and sysclk_Pdiv is the system clock P divider determined by the setting of Register 0x0101[2:0].

If the system clock doubler is used, the value of sysclk_Ndiv should be half of its original value.

The system clock multiplier features a simple lock detector that compares the time difference between the reference and feedback edges. Attaining lock should be relatively straightforward. The most common cause of the SYSCLK multiplier not locking is a non-50% duty cycle at the SYSCLK input while the system clock doubler is enabled.

System Clock Stability Timer

Because the reference monitors depend on the system clock being at a known frequency, it is important that the system clock be stable before activating the monitors. At initial powerup, the system clock status is not known, and, therefore, it is reported as being unstable. After the part has been programmed, the system clock PLL (if enabled) eventually locks. Once a stable operating condition has been detected, a timer is run for the duration stored in the system clock stability period registers. If at any time during this waiting period, the condition is violated, the timer is reset and halted until a stable condition is reestablished. After the specified period has elapsed, the AD9557 reports the system clock as stable.

OUTPUT PLL (APLL)

A diagram of the output PLL (APLL) appears in Figure 39.




Figure 39. Output PLL Block Diagram

The output PLL (APLL) provides the frequency up-conversion from the digital PLL (DPLL) output to the 3.35 GHz to 4.05 GHz range while also providing noise filter on the digital PLL output. The APLL reference input is the output of DPLL. The feedback divider is an integer divider. The loop filter is partially integrated with the one external 6.8 nF capacitor. The nominal loop bandwidth for this PLL is 250 kHz.

The frequency wizard that is included in the evaluation software configures the output PLL, and the user does not need to make changes to the wizard's APLL settings.

Calibration of the output PLL must be performed at start-up and whenever the nominal input frequency to the APLL changes by more than ± 100 ppm, although the output PLL maintains lock over voltage and temperature extremes without

recalibration. Calibration centers the dc operating voltage at the input to the APLL VCO.

APLL calibration at start-up can be accomplished during initial register loading by following the instructions in the Device Register Programming Using a Register Setup File" section of this datasheet.

To recalibrate the APLL VCO after the chip has been running, the user should first input the new settings (if any). The user should ensure that the system clock is still locked and stable, and that the DPLL is in free-run mode with the free-run tuning word set to the same output frequency that is used when the DPLL is locked.

To calibrate the APLL VCO:

- 1. Ensure that the system clock is locked and stable.
- The DPLL is in free-run mode and the free-run tuning word is set.
- 3. Write Register 0x0405 = 0x20.
- 4. Write Register 0x0005 = 0x01.
- 5. Write Register 0x0405 = 0x21.
- 6. Write Register 0x0005 = 0x01.
- 7. Monitor the APLL status using Bit 2 in Register 0x0D01.

CLOCK DISTRIBUTION




Figure 40. Clock Distribution Block Diagram

A diagram of the clock distribution block appears in Figure 40.

CLOCK DIVIDERS

The channel divider blocks, M0 and M1, are 10-bit integer dividers with a divide range of 1 to 1024. The channel divider block contains duty cycle correction that guarantees 50% duty cycle for both even and odd divide ratios.

OUTPUT POWER-DOWN

The output drivers can be individually powered down.

OUTPUT ENABLE

Each of the output channels offers independent control of enable/disable functionality via the distribution enable register. The distribution outputs use synchronization logic to control enable/disable activity to avoid the production of runt pulses and ensure that outputs with the same divide ratios become active/inactive in unison.

OUTPUT MODE

The user has independent control of the operating mode of each of the four output channels via the output clock distribution registers (Address 0x0500 to Address 0x0515). The operating mode control includes

- Logic family and pin functionality
- Output drive strength
- Output polarity
- Divide ratio
- Phase of each output channel

OUT 0 provides 3.3 V CMOS, in addition to 1.8 V CMOS modes. OUT1 has 1.8 V CMOS, LVDS, and HSTL modes.

All CMOS drivers feature a CMOS drive strength that allows the user to choose between a strong, high performance CMOS driver, or a lower power setting with less EMI and crosstalk. The best setting is application dependent.

For applications where LVPECL levels are required, the user should choose the HSTL mode, and ac-couple the output signal. See the Input/Output Termination Recommendations section for recommended termination schemes.

CLOCK DISTRIBUTION SYNCHRONIZATION Divider Synchronization

The dividers in the channels can be synchronized with each other. Upon power-up they are held static until a sync signal is initiated through serial port, EEPROM event, the SYNC pin, DPLL locked sync, or a reference edge-initiated sync. This provides time for programming the dividers and for the DPLL to lock before the outputs are enabled. A user initiated sync signal can also be supplied to the dividers at any time (manual sync).

A channel can be programmed to ignore the sync function if a user desires. When programmed to ignore the sync, the channel ignores both the user initiated sync signal and the zero delay initiated sync signals.

The digital logic triggers a sync event from one of the following sources:

- Register programming through serial port
- EEPROM programming
- A multifunction pin configured for the SYNC signal
- Other automatic conditions determined by the DPLL configuration: DPLL lock or feedback divider pulse

STATUS AND CONTROL

MULTIFUNCTION PINS (M0 TO M3)

The AD9557 has four digital CMOS I/O pins (M0 to M3) that are configurable for a variety of uses. To use these functions, the user must enable them by writing a 0x01 to Register 0x0200. The function of these pins is programmable via the register map. Each pin can control or monitor an assortment of internal functions based on the contents of Register 0x0201 to Register 0x0204.

To monitor an internal function with a multifunction pin, write a Logic 1 to the most significant bit of the register associated with the desired multifunction pin. The value of the seven least significant bits of the register defines the control function, as shown in Table 122.

To control an internal function with a multifunction pin, write a Logic 0 to the most significant bit of the register associated with the desired multifunction pin. The monitored function depends on the value of the seven least significant bits of the register, as shown in Table 123.

If more than one multifunction pin operates on the same control signal, then internal priority logic ensures that only one multifunction pin serves as the signal source. The selected pin is the one with the lowest numeric suffix. For example, if both M0 and M3 operate on the same control signal, then M0 is used as the signal source and the redundant pins are ignored.

At power-up, the multifunction pins can force the device into certain configurations as defined in the initial pin programming section. This functionality, however, is valid only during power-up or following a reset, after which the pins can be reconfigured via the serial programming port or via the EEPROM.

IRQ PIN

The AD9557 has a dedicated interrupt request (IRQ) pin. Bits[1:0] of the IRQ pin output mode register (Register 0x0209) control how the IRQ pin asserts an interrupt based on the value of the two bits, as follows:

- 00—The IRQ pin is high impedance when deasserted and active low when asserted and requires an external pull-up resistor (this is the default operating mode).
- 01—The IRQ pin is high impedance when deasserted and active high when asserted and requires an external pull-down resistor.
- 10—The IRQ pin is Logic 0 when deasserted and Logic 1 when asserted.
- 11—The IRQ pin is Logic 1 when deasserted and Logic 0 when asserted.

The AD9557 asserts the IRQ pin whenever any of the bits in the IRQ monitor register (Address 0x0D02 to Address 0x0D09) is a Logic 1. Each bit in this register is associated with an internal function capable of producing an interrupt. Furthermore, each

bit of the IRQ monitor register is the result of a logical AND of the associated internal interrupt signal and the corresponding bit in the IRQ mask register (Address 0x020A to Address 0x020E). That is, the bits in the IRQ mask register have a one-to-one correspondence with the bits in the IRQ monitor register. Whenever an internal function produces an interrupt signal and the associated IRQ mask bit is set, then the corresponding bit in the IRQ monitor register is set. The user should be aware that clearing a bit in the IRQ mask register removes only the mask associated with the internal interrupt signal. It does not clear the corresponding bit in the IRQ monitor register.

The IRQ pin is the result of a logical OR of all the IRQ monitor register bits. Thus, the AD9557 asserts the IRQ pin as long as any of the IRQ monitor register bits is a Logic 1. Note that it is possible to have multiple bits set in the IRQ monitor register. Therefore, when the AD9557 asserts the IRQ pin, it may indicate an interrupt from several different internal functions. The IRQ monitor register provides the user with a means to interrogate the AD9557 to determine which internal function(s) produced the interrupt.

Typically, when the AD9557 asserts the IRQ pin, the user interrogates the IRQ monitor register to identify the source of the interrupt request. After servicing an indicated interrupt, the user should clear the associated IRQ monitor register bit via the IRQ clearing register (Address 0x0A04 to Address 0x0A09). The bits in the IRQ clearing register have a one-to-one correspondence with the bits in the IRQ monitor register. Note that the IRQ clearing register is autoclearing. The IRQ pin remains asserted until the user clears all of the bits in the IRQ monitor register that indicate an interrupt.

It is also possible to collectively clear all of the IRQ monitor register bits by setting the reset all IRQs bit in the reset function register (Register 0x0A03, Bit 1). Note that this is an autoclearing bit. Setting this bit results in deassertion of the IRQ pin. Alternatively, the user can program any of the multifunction pins to clear all IRQs. This allows the user to clear all IRQs by means of a hardware pin rather than by a serial I/O port operation.

WATCHDOG TIMER

The watchdog timer is a general-purpose programmable timer. To set the timeout period, the user writes to the 16-bit watchdog timer register (Address 0x0x0210 to Address 0x0x0211). A value of 0 in this register disables the timer. A nonzero value sets the timeout period in milliseconds, giving the watchdog timer a range of 1 ms to 65.535 sec. The relative accuracy of the timer is approximately 0.1% with an uncertainty of 0.5 ms.

If enabled, the timer runs continuously and generates a timeout event whenever the timeout period expires. The user has access to the watchdog timer status via the IRQ mechanism and the multifunction pins (M0 to M3). In the case of the multifunction pins, the timeout event of the watchdog timer is a pulse that lasts 32 system clock periods.

There are two ways to reset the watchdog timer (thereby preventing it from causing a timeout event). The first is by writing a Logic 1 to the auto-clear reset watchdog bit in the reset functions register (Register 0x0A03, Bit 0). Alternatively, the user can program any of the multifunction pins to reset the watchdog timer. This allows the user to reset the timer by means of a hardware pin rather than by a serial I/O port operation.

EEPROM

EEPROM Overview

The AD9557 contains an integrated 2048-byte, electrically erasable, programmable read-only memory (EEPROM). The AD9557 can be configured to perform a download at power-up via the multifunction pins (M2 to M3), but uploads and downloads can also be done on demand via the EEPROM control registers (Address 0x0E00 to Address 0x0E03).

The EEPROM provides the ability to upload and download configuration settings to and from the register map. Figure 41 shows a functional diagram of the EEPROM.

Register 0x0E10 to Register 0x0E3C represent a 48-byte scratch pad that enables the user to store a sequence of instructions for transferring data to the EEPROM from the device settings portion of the register map. Note that the default values for these registers provide a sample sequence for saving/retrieving all of the AD9557 EEPROM-accessible registers. Figure 41 shows the connectivity between the EEPROM and the controller that manages data transfer between the EEPROM and the register map.

The controller oversees the process of transferring EEPROM data to and from the register map. There are two modes of operation handled by the controller: saving data to the EEPROM (upload mode) or retrieving data from the EEPROM (download mode). In either case, the controller relies on a specific instruction set.




Figure 41. EEPROM Functional Diagram

Table 21. EEPROM Controller Instruction Set

Instruction Value (Hex)	Instruction Type	Bytes Required	Description
0x00 to 0x7F	Data	3	A data instruction tells the controller to transfer data to or from the device settings part of the register map. A data instruction requires two additional bytes that, together, indicate a starting address in the register map. Encoded in the data instruction is the number of bytes to transfer, which is one more than the instruction value.
0x80	I/O update	1	When the controller encounters this instruction while downloading from the EEPROM, it issues a soft I/O update.
0xA0	Calibrate	1	When the controller encounters this instruction while downloading from the EEPROM, it initiates a system clock calibration sequence.
0xA1	Distribution sync	1	When the controller encounters this instruction while downloading from the EEPROM, it issues a sync pulse to the output distribution synchronization.
0xB0 to 0xCF	Condition	1	B1 to CF are condition instructions and correspond to Condition 1 through Condition 31, respectively. B0 is the null condition instruction. See the EEPROM Conditional Processing section for details.
0xFE	Pause	1	When the controller encounters this instruction in the scratch pad while uploading to the EEPROM, it resets the scratch pad address pointer and holds the EEPROM address pointer at its last value. This allows storage of more than one instruction sequence in the EEPROM. Note that the controller does not copy this instruction to the EEPROM during upload.
0xFF	End	1	When the controller encounters this instruction in the scratch pad while uploading to the EEPROM, it resets both the scratch pad address pointer and the EEPROM address pointer and then enters an idle state. When the controller encounters this instruction while downloading from the EEPROM, it resets the EEPROM address pointer and then enters an idle state.

EEPROM Instructions

Table 21 lists the EEPROM controller instruction set. The controller recognizes all instruction types whether it is in upload or download mode, except for the pause instruction, which is recognized in upload mode.

The I/O update, calibrate, distribution sync, and end instructtions are mostly self-explanatory. The others, however, warrant further detail, as described in the following paragraphs.

Data instructions are those that have a value from 0x000 to 0x7FF. A data instruction tells the controller to transfer data between

the EEPROM and the register map. The controller needs the following two parameters to carry out the data transfer:

- The number of bytes to transfer
- The register map target address

The controller decodes the number of bytes to transfer directly from the data instruction itself by adding one to the value of the instruction. For example, the data instruction, 1A, has a decimal value of 26; therefore, the controller knows to transfer 27 bytes (one more than the value of the instruction). Whenever the controller encounters a data instruction, it knows to read the next two bytes in the scratch pad because these contain the register map target address.

Note that, in the EEPROM scratch pad, the two registers that comprise the address portion of a data instruction have the

MSB of the address in the D7 position of the lower register address. The bit weight increases left to right, from the lower register address to the higher register address. Furthermore, the starting address always indicates the lowest numbered register map address in the range of bytes to transfer. That is, the controller always starts at the register map target address and counts upward regardless of whether the serial I/O port is operating in I²C, SPI LSB-first, or SPI MSB-first mode.

As part of the data transfer process during an EEPROM upload, the controller calculates a 1-byte checksum and stores it as the final byte of the data transfer. As part of the data transfer process during an EEPROM download, however, the controller again calculates a 1-byte checksum value but compares the newly calculated checksum with the one that was stored during the upload process. If an upload/download checksum pair does not match, the controller sets the EEPROM fault status bit. If the upload/download checksums match for all data instructions encountered during a download sequence, the controller sets the EEPROM complete status bit.

Condition instructions are those that have a value from B0 to CF. Condition instructions B1 to CF represent Condition 1 to Condition 31, respectively. The B0 condition instruction is special because it represents the null condition (see the EEPROM Conditional Processing section).

A pause instruction, like an end instruction, is stored at the end of a sequence of instructions in the scratch pad. When the controller encounters a pause instruction during an upload sequence, it keeps the EEPROM address pointer at its last value. This way the user can store a new instruction sequence in the scratch pad and upload the new sequence to the EEPROM. The new sequence is stored in the EEPROM address locations immediately following the previously saved sequence. This process is repeatable until an upload sequence contains an end instruction. The pause instruction is also useful when used in conjunction with condition processing. It allows the EEPROM to contain multiple occurrences of the same registers, with each occurrence linked to a set of conditions (see the EEPROM Conditional Processing section).

EEPROM Upload

To upload data to the EEPROM, the user must first ensure that the write enable bit (Register 0x0E00, Bit 0) is set. Then, on setting the autoclearing save to EEPROM bit (Register 0x0E02, Bit 0), the controller initiates the EEPROM data storage process.

Uploading EEPROM data requires that the user first write an instruction sequence into the scratch pad registers. During the upload process, the controller reads the scratch pad data byte-by-byte, starting at Register 0x0E10 and incrementing the scratch pad address pointer, as it goes, until it reaches a pause or end instruction.

As the controller reads the scratch pad data, it transfers the data from the scratch pad to the EEPROM (byte-by-byte) and increments the EEPROM address pointer accordingly, unless it encounters a data instruction. A data instruction tells the controller to transfer data from the device settings portion of the register map to the EEPROM. The number of bytes to transfer is encoded within the data instruction, and the starting address for the transfer appears in the next two bytes in the scratch pad.

When the controller encounters a data instruction, it stores the instruction in the EEPROM, increments the EEPROM address pointer, decodes the number of bytes to be transferred, and increments the scratch pad address pointer. Then it retrieves the next two bytes from the scratch pad (the target address) and increments the scratch pad address pointer by 2. Next, the controller transfers the specified number of bytes from the register map (beginning at the target address) to the EEPROM.

When it completes the data transfer, the controller stores an extra byte in the EEPROM to serve as a checksum for the transferred block of data. To account for the checksum byte, the controller increments the EEPROM address pointer by one more than the number of bytes transferred. Note that, when the controller transfers data associated with an active register, it actually transfers the buffered contents of the register (see the Buffered/Active Registers section for details on the difference between buffered and active registers). This allows for the transfer of nonzero autoclearing register contents.

Note that conditional processing (see the EEPROM Conditional Processing section) does not occur during an upload sequence.

EEPROM Download

An EEPROM download results in data transfer from the EEPROM to the device register map. To download data, the user sets the autoclearing load from EEPROM bit (Register 0x0E03, Bit 1). This commands the controller to initiate the EEPROM download process. During download, the controller reads the EEPROM data byte-by-byte, incrementing the EEPROM address pointer as it goes, until it reaches an end instruction. As the controller reads the EEPROM data, it executes the stored instructions, which includes transferring stored data to the device settings portion of the register map whenever it encounters a data instruction.

Note that conditional processing (see the EEPROM Conditional Processing section) is applicable only when downloading.

Automatic EEPROM Download

Following a power-up, an assertion of the $\overline{\text{RESET}}$ pin, or a soft reset (Register 0x0000, Bit 5 = 1), if the PINCONTROL pin is low, and M3 and M2 are either high or low (see Table 22), then the instruction sequence stored in the EEPROM executes automatically with one of eight conditions. If M3 and M2 are left floating and the PINCONTORL pin is low, the EEPROM is bypassed and the factory defaults are used. In this way, a previously stored set of register values downloads automatically on power-up or with a hard or soft reset. See the EEPROM Conditional Processing section for details regarding conditional processing and the way it modifies the download process.

Table 22. EEPROM Setup

M3	M2	ID	EEPROM Download?
Low	Low	1	Yes, EEPROM Condition 1
Low	Open	2	Yes, EEPROM Condition 2
Low	High	3	Yes, EEPROM Condition 3
Open	Low	4	Yes, EEPROM Condition 4
Open	Open	0	No
Open	High	5	Yes, EEPROM Condition 5
High	Low	6	Yes, EEPROM Condition 6
High	Open	7	Yes, EEPROM Condition 7
High	High	8	Yes, EEPROM Condition 8

EEPROM Conditional Processing

The condition instructions allow conditional execution of EEPROM instructions during a download sequence. During an upload sequence, however, they are stored as is and have no effect on the upload process.

Note that, during EEPROM downloads, the condition instructions themselves and the end instruction always execute unconditionally.

Conditional processing makes use of two elements: the condition (from Condition 1 to Condition 8) and the condition tag board. The relationships among the condition, the condition tag board, and the EEPROM controller appear schematically in Figure 42.




Figure 42. EEPROM Conditional Processing

The condition is a 5-bit value with 32 possibilities. Condition = 0 is the null condition. When the null condition is in effect, the EEPROM controller executes all instructions unconditionally. The remaining eight possibilities, condition = 1 through condition = 8, modify the EEPROM controller's handling of a download sequence. The condition originates from one of two sources (see Figure 42), as follows:

- FncInit, Bits[7:3], which is the state of the M2 to M3 multifunction pins at power-up (see Table 22)
- Register 0x0E01, Bits[4:0]

If Register 0x0E01, Bits $[4:0] \neq 0$, then the condition is the value stored in Register 0x0E01, Bits[4:0]; otherwise, the condition is FncInit, Bits[7:3]. Note that a nonzero condition present in Register 0x0E01, Bits[4:0] takes precedence over FncInit, Bits[7:3].

The condition tag board is a table maintained by the EEPROM controller. When the controller encounters a condition instructtion, it decodes the B1 through CF instructions as condition = 1 through condition = 8, respectively, and tags that particular condition in the condition tag board. However, the B0 condition instruction decodes as the null condition, for which the controller clears the condition tag board, and subsequent download instructions execute unconditionally (until the controller encounters a new condition instruction).

During download, the EEPROM controller executes or skips instructions depending on the value of the condition and the contents of the condition tag board. Note, however, that condition instructions and the end instruction always execute unconditionally during download. If condition = 0, then all instructions during download execute unconditionally. If condition ≠ 0 and there are any tagged conditions in the condition tag board, then the controller executes instructions only if the condition is tagged. If the condition is not tagged, then the controller skips instructions until it encounters a condition instruction that decodes as a tagged condition. Note that the condition tag board allows for multiple conditions to be tagged at any given moment. This conditional processing mechanism enables the user to have one download instruction sequence with many possible outcomes depending on the value of the condition and the order in which the controller encounters condition instructions.

Table 23 lists a sample EEPROM download instruction sequence. It illustrates the use of condition instructions and how they alter the download sequence. The table begins with the assumption that no conditions are in effect. That is, the most recently executed condition instruction is B0 or no conditional instructions have been processed.

Table 23. EEPROM Conditional Processing Example

Instruction	Action
0x08	Transfer the system clock register contents
0x01	regardless of the current condition
0x00	
0xB1	Tag Condition 1
0x19	Transfer the clock distribution register contents
0x04	only if tag condition = 1
0x00	
0xB2	Tag Condition 2
0xB3	Tag Condition 3
0x07	Transfer the reference input register contents only
0x05	if tag condition = 1, 2, or 3
0x00	
0x0A	Calibrate the system clock only if tag condition = 1, 2, or 3
0xB0	Clear the tag condition tag board
0x80	Execute an I/O update regardless of the value of the tag condition
0x0A	Calibrate the system clock regardless of the value of the tag condition

Storing Multiple Device Setups in EEPROM

Conditional processing makes it possible to create a number of different device setups, store them in EEPROM, and download a specific setup on demand. To do so, first program the device control registers for a specific setup. Then, store an upload sequence in the EEPROM scratch pad with the following general form:

- 1. Condition instruction (B1 to CF) to identify the setup with a specific condition (1 to 31)
- 2. Data instructions (to save the register contents) along with any required calibrate and/or I/O update instructions
- 3. Pause instruction (FE)

With the upload sequence written to the scratch pad, perform an EEPROM upload (Register 0x0E02, Bit 0).

Reprogram the device control registers for the next desired setup. Then store a new upload sequence in the EEPROM scratch pad with the following general form:

- 1. Condition instruction (B0)
- 2. The next desired condition instruction (B1 to CF, but different from the one used during the previous upload to identify a new setup)
- Data instructions (to save the register contents) along with any required calibrate and/or I/O update instructions
- 4. Pause instruction (FE)

With the upload sequence written to the scratch pad, perform an EEPROM upload (Register 0x0E02, Bit 0).

Repeat the process of programming the device control registers for a new setup, storing a new upload sequence in the EEPROM scratch pad (Step 1 through Step 4), and executing an EEPROM upload (Register 0x0E02, Bit 0) until all of the desired setups have been uploaded to the EEPROM.

Note that, on the final upload sequence stored in the scratch pad, the pause instruction (FE) must be replaced with an end instruction (FF).

To download a specific setup on demand, first store the condition associated with the desired setup in Register 0x0E01, Bits[4:0]. Then perform an EEPROM download (Register 0x0E03, Bit 1). Alternatively, to download a specific setup at power-up, apply the required logic levels necessary to encode the desired condition on the M2 to M3 multifunction pins.

Then power up the device; an automatic EEPROM download occurs. The condition (as established by the M2 to M3 multifunction pins) guides the download sequence and results in a specific setup.

Keep in mind that the number of setups that can be stored in the EEPROM is limited. The EEPROM can hold a total of 2048 bytes. Each nondata instruction requires one byte of storage. Each data instruction, however, requires N + 4 bytes of storage, where N is the number of transferred register bytes and the other four bytes include the data instruction itself (one byte), the target address (two bytes), and the checksum calculated by the EEPROM controller during the upload sequence (one byte).

SERIAL CONTROL PORT

The AD9557 serial control port is a flexible, synchronous serial communications port that provides a convenient interface to many industry-standard microcontrollers and microprocessors. The AD9557 serial control port is compatible with most synchronous transfer formats, including I^2C , Motorola SPI, and Intel SSR protocols. The serial control port allows read/write access to the AD9557 register map.

In SPI mode, single or multiple byte transfers are supported. The SPI port configuration is programmable via Register 0x0000. This register is integrated into the SPI control logic rather than in the register map and is distinct from the I^2C Register 0x0000. It is also inaccessible to the EEPROM controller.

Although the AD9557 supports both the SPI and I²C serial port protocols, only one is active following power-up (as determined by the M0 and M1 multifunction pins during the startup sequence). That is, the only way to change the serial port protocol is to reset the device (or cycle the device power supply).

SPI/I²C PORT SELECTION

Because the AD9557 supports both SPI and I^2C protocols, the active serial port protocol depends on the logic state of the PINCONTROL, M1, and M0 pins. The PINCONTROL pin must be low, and the state of the M0 and M1 pins determines the I^2C address, or if SPI mode is enabled. See Table 24 for the I^2C address assignments.

Table 24. SPI/I²C Serial Port Setup

M1	МО	SPI/I ² C
Low	Low	SPI
Low	Open	I ² C, 1101000
Low	High	I ² C, 1101001
Open	Low	I ² C, 1101010
Open	Open	I ² C, 1101011
Open	High	I ² C, 1101100
High	Low	I ² C, 1101101
High	Open	I ² C, 1101110
High	High	I ² C, 1101111

SPI SERIAL PORT OPERATION

Pin Descriptions

The SCLK (serial clock) pin serves as the serial shift clock. This pin is an input. SCLK synchronizes serial control port read and write operations. The rising edge SCLK registers write data bits, and the falling edge registers read data bits. The SCLK pin supports a maximum clock rate of 40 MHz.

The SDIO (serial data input/output) pin is a dual-purpose pin and acts as either an input only (unidirectional mode) or as both an input and an output (bidirectional mode). The AD9557 default SPI mode is bidirectional.

The SDO (serial data output) pin is useful only in unidirectional I/O mode. It serves as the data output pin for read operations.

The \overline{CS} (chip select) pin is an active low control that gates read and write operations. This pin is internally connected to a 30 k Ω pull-up resistor. When \overline{CS} is high, the SDO and SDIO pins go into a high impedance state.

SPI Mode Operation

The SPI port supports both 3-wire (bidirectional) and 4-wire (unidirectional) hardware configurations and both MSB-first and LSB-first data formats. Both the hardware configuration and data format features are programmable. By default, the AD9557 uses the bidirectional MSB-first mode. The reason that bidirectional is the default mode is so that the user can still write to the device, if it is wired for unidirectional operation, to switch to unidirectional mode.

Assertion (active low) of the \overline{CS} pin initiates a write or read operation to the AD9557 SPI port. For data transfers of three bytes or fewer (excluding the instruction word), the device supports the \overline{CS} stalled high mode (see Table 25). In this mode, the \overline{CS} pin can be temporarily deasserted on any byte boundary, allowing time for the system controller to process the next byte. \overline{CS} can be deasserted only on byte boundaries, however. This applies to both the instruction and data portions of the transfer.

During stall high periods, the serial control port state machine enters a wait state until all data is sent. If the system controller decides to abort a transfer midstream, then the state machine must be reset by either completing the transfer or by asserting the $\overline{\text{CS}}$ pin for at least one complete SCLK cycle (but less than eight SCLK cycles). Deasserting the $\overline{\text{CS}}$ pin on a nonbyte boundary terminates the serial transfer and flushes the buffer.

In the streaming mode (see Table 25), any number of data bytes can be transferred in a continuous stream. The register address is automatically incremented or decremented. $\overline{\text{CS}}$ must be deasserted at the end of the last byte transferred, thereby ending the stream mode.

Table 25. Byte Transfer Count

W1	WO	Bytes to Transfer
0	0	1
0	1	2
1	0	3
1	1	Streaming mode

Communication Cycle—Instruction Plus Data

The SPI protocol consists of a two-part communication cycle. The first part is a 16-bit instruction word that is coincident with the first 16 SCLK rising edges and a payload. The instruction word provides the AD9557 serial control port with information regarding the payload. The instruction word includes the R/\overline{W} bit that indicates the direction of the payload transfer (that is, a read or write operation). The instruction word also indicates the number of bytes in the payload and the starting register address of the first payload byte.

Write

If the instruction word indicates a write operation, the payload is written into the serial control port buffer of the AD9557. Data bits are registered on the rising edge of SCLK. The length of the transfer (1, 2, or 3 bytes or streaming mode) depends on the W0 and W1 bits (see Table 25) in the instruction byte. When not streaming, \overline{CS} can be deasserted after each sequence of eight bits to stall the bus (except after the last byte, where it ends the cycle). When the bus is stalled, the serial transfer resumes when \overline{CS} is asserted. Deasserting the \overline{CS} pin on a nonbyte boundary resets the serial control port. Reserved or blank registers are not skipped over automatically during a write sequence. Therefore, the user must know what bit pattern to write to the reserved registers to preserve proper operation of the part. Generally, it does not matter what data is written to blank registers, but it is customary to write 0s.

Most of the serial port registers are buffered (see the Buffered/Active Registers section for details on the difference between buffered and active registers). Therefore, data written into buffered registers does not take effect immediately. An additional operation is needed to transfer buffered serial control port contents to the registers that actually control the device. This is accomplished with an I/O update operation, which is performed in one of two ways. One is by writing a Logic 1 to Register 0x0005, Bit 0 (this bit is auto-clearing). The other is to use an external signal via an appropriately programmed multifunction pin. The user can change as many register bits as desired before executing an I/O update. The I/O update operation transfers the buffer register contents to their active register counterparts.

Read

The AD9557 supports the long instruction mode only. If the instruction word indicates a read operation, the next N \times 8 SCLK cycles clock out the data from the address specified in the instruction word. N is the number of data bytes read and depends on the W0 and W1 bits of the instruction word. The readback data is valid on the falling edge of SCLK. Blank registers are not skipped over during readback.

A readback operation takes data from either the serial control port buffer registers or the active registers, as determined by Register 0x0004, Bit 0.

SPI Instruction Word (16 Bits)

The MSB of the 16-bit instruction word is R/\overline{W} , which indicates whether the instruction is a read or a write. The next two bits, W1 and W0, indicate the number of bytes in the transfer (see Table 25). The final 13 bits are the register address (A12 to A0), which indicates the starting register address of the read/write operation (see Table 27).

SPI MSB-/LSB-First Transfers

The AD9557 instruction word and payload can be MSB first or LSB first. The default for the AD9557 is MSB first. The LSB-first mode can be set by writing a 1 to Register 0x0000, Bit 6. Immediately after the LSB-first bit is set, subsequent serial control port operations are LSB first.

When MSB-first mode is active, the instruction and data bytes must be written from MSB to LSB. Multibyte data transfers in MSB-first format start with an instruction byte that includes the register address of the most significant payload byte. Subsequent data bytes must follow in order from high address to low address. In MSB-first mode, the serial control port internal address generator decrements for each data byte of the multibyte transfer cycle.

When Register 0x0000, Bit 6 = 1 (LSB first), the instruction and data bytes must be written from LSB to MSB. Multibyte data transfers in LSB-first format start with an instruction byte that includes the register address of the least significant payload byte followed by multiple data bytes. The serial control port internal byte address generator increments for each byte of the multibyte transfer cycle.

For multibyte MSB-first (default) I/O operations, the serial control port register address decrements from the specified starting address toward Address 0x0000. For multibyte LSB-first I/O operations, the serial control port register address increments from the starting address toward Address 0x1FFF. Reserved addresses are not skipped during multibyte I/O operations; therefore, the user should write the default value to a reserved register and 0s to unmapped registers. Note that it is more efficient to issue a new write command than to write the default value to more than two consecutive reserved (or unmapped) registers.

Table 26. Streaming Mode (No Addresses Are Skipped)

	0 \	11 /
Write Mode	Address Direction	Stop Sequence
LSB First	Increment	0x0000 0x1FFF
MSB First	Decrement	0x1FFF 0x0000

Table 27. Serial Control Port, 16-Bit Instruction Word, MSB First

MSB											LSB				
l15	l14	l13	l12	l111	I10	19	18	17	16	15	14	13	12	l1	10
R/W	W1	W0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

cs			
SCLK DON'T CARE	$\mathcal{N}\mathcal{N}\mathcal{N}\mathcal{N}\mathcal{N}\mathcal{N}\mathcal{N}\mathcal{N}\mathcal{N}\mathcal{N}$		DON'T CARE
SDIO DON'T CARE RIW W1 W0 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0	D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3 D2 D1 D0	DON'T CARE
16-BIT INSTRUCTION HEADER	REGISTER (N) DATA	REGISTER (N – 1) DATA	09197-0
51 40 6 1 16 1 10 1111 11 116		(5)	

Figure 43. Serial Control Port Write—MSB First, 16-Bit Instruction, Two Bytes of Data




Figure 44. Serial Control Port Read—MSB First, 16-Bit Instruction, Four Bytes of Data




Figure 45. Serial Control Port Write—MSB First, 16-Bit Instruction, Timing Measurements




Figure 46. Timing Diagram for Serial Control Port Register Read




Figure 47. Serial Control Port Write—LSB First, 16-Bit Instruction, Two Bytes of Data




Table 28. Serial Control Port Timing

Parameter	Description						
t _{DS}	Setup time between data and the rising edge of SCLK						
t_{DH}	Hold time between data and the rising edge of SCLK						
t _{CLK}	Period of the clock						
t_{S}	Setup time between the CS falling edge and the SCLK rising edge (start of the communication cycle)						
t_{C}	Setup time between the SCLK rising edge and CS rising edge (end of the communication cycle)						
t _{HIGH}	Minimum period that SCLK should be in a logic high state						
t _{LOW}	Minimum period that SCLK should be in a logic low state						
t _{DV}	SCLK to valid SDIO and SDO (see Figure 45)						

I²C SERIAL PORT OPERATION

The I^2C interface has the advantage of requiring only two control pins and is a de facto standard throughout the I^2C industry. However, its disadvantage is programming speed, which is 400 kbps maximum. The AD9557 I^2C port design is based on the I^2C fast mode standard, so it supports both the 100 kHz standard mode and 400 kHz fast mode. Fast mode imposes a glitch tolerance requirement on the control signals. That is, the input receivers ignore pulses of less than 50 ns duration.

The AD9557 I²C port consists of a serial data line (SDA) and a serial clock line (SCL). In an I²C bus system, the AD9557 is connected to the serial bus (data bus SDA and clock bus SCL) as a slave device; that is, no clock is generated by the AD9557. The AD9557 uses direct 16-bit memory addressing instead of traditional 8-bit memory addressing.

The AD9557 allows up to seven unique slave devices to occupy the $\rm I^2C$ bus. These are accessed via a 7-bit slave address transmitted as part of an $\rm I^2C$ packet. Only the device with a matching slave address responds to subsequent $\rm I^2C$ commands. Table 24 lists the supported device slave addresses.

I²C Bus Characteristics

A summary of the various I²C protocols appears in Table 29.

Table 29. I²C Bus Abbreviation Definitions

Abbreviation	Definition
S	Start
Sr	Repeated start
P	Stop
Α	Acknowledge
Ā	Nonacknowledge
\overline{W}	Write
R	Read

The transfer of data is shown in Figure 49. One clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can change only when the clock signal on the SCL line is low.




Figure 49. Valid Bit Transfer

Start/stop functionality is shown in Figure 50. The start condition is characterized by a high-to-low transition on the SDA line while SCL is high. The start condition is always generated by the master to initialize a data transfer. The stop condition is characterized by a low-to-high transition on the SDA line while SCL is high. The stop condition is always generated by the master to terminate a data transfer. Every byte on the SDA line must be eight bits long. Each byte must be followed by an acknowledge bit; bytes are sent MSB first.

The acknowledge bit (A) is the ninth bit attached to any 8-bit data byte. An acknowledge bit is always generated by the receiving device (receiver) to inform the transmitter that the byte has been received. It is done by pulling the SDA line low during the ninth clock pulse after each 8-bit data byte.

The nonacknowledge bit (\overline{A}) is the ninth bit attached to any 8-bit data byte. A nonacknowledge bit is always generated by the receiving device (receiver) to inform the transmitter that the byte has not been received. It is done by leaving the SDA line high during the ninth clock pulse after each 8-bit data byte.




Figure 50. Start and Stop Conditions




Figure 51. Acknowledge Bit

Data Transfer Process

The master initiates data transfer by asserting a start condition. This indicates that a data stream follows. All I^2C slave devices connected to the serial bus respond to the start condition.

The master then sends an 8-bit address byte over the SDA line, consisting of a 7-bit slave address (MSB first) plus an R/\overline{W} bit. This bit determines the direction of the data transfer, that is, whether data is written to or read from the slave device (0 = write, 1 = read).

The peripheral whose address corresponds to the transmitted address responds by sending an acknowledge bit. All other devices on the bus remain idle while the selected device waits for data to be read from or written to it. If the R/\overline{W} bit is 0, the master (transmitter) writes to the slave device (receiver). If the R/\overline{W} bit is 1, the master (receiver) reads from the slave device (transmitter).

The format for these commands is described in the Data Transfer Format section.

Data is then sent over the serial bus in the format of nine clock pulses, one data byte (eight bits) from either master (write mode) or slave (read mode) followed by an acknowledge bit from the receiving device. The number of bytes that can be transmitted per transfer is unrestricted. In write mode, the first two data bytes

immediately after the slave address byte are the internal memory (control registers) address bytes, with the high address byte first. This addressing scheme gives a memory address of up to $2^{16} - 1 = 65,535$. The data bytes after these two memory address bytes are register data written to or read from the control registers. In read mode, the data bytes after the slave address byte are register data written to or read from the control registers.

When all data bytes are read or written, stop conditions are established. In write mode, the master (transmitter) asserts a stop condition to end data transfer during the 10th clock pulse following the acknowledge bit for the last data byte from the slave device (receiver). In read mode, the master device (receiver) receives the last data byte from the slave device (transmitter) but does not pull SDA low during the ninth clock pulse. This is known as a nonacknowledge bit. By receiving the nonacknowledge bit, the slave device knows that the data transfer is finished and enters idle mode. The master then takes the data line low during the low period before the 10th clock pulse, and high during the 10th clock pulse to assert a stop condition.

A start condition can be used in place of a stop condition. Furthermore, a start or stop condition can occur at any time, and partially transferred bytes are discarded.




Figure 53. Data Transfer Process (Master Read Mode, 2-Byte Transfer)

Data Transfer Format

Write byte format—the write byte protocol is used to write a register address to the RAM starting from the specified RAM address.

S	Slave	W	Α	RAM address	Α	RAM address	Α	RAM	Α	RAM	Α	RAM	Α	Р
	address			high byte		low byte		Data 0		Data 1		Data 2		

Send byte format—the send byte protocol is used to set up the register address for subsequent reads.

S	Slave address	w	Α	RAM address high byte	Α	RAM address low byte	Α	P
---	---------------	---	---	-----------------------	---	----------------------	---	---

Receive byte format—the receive byte protocol is used to read the data byte(s) from RAM starting from the current address.

S	Slave address	R	Α	RAM Data 0	Α	RAM Data 1	Α	RAM Data 2	Ā	Р

Read byte format—the combined format of the send byte and the receive byte.

S	Slave	W	Α	RAM	Α	RAM	Α	Sr	Slave	R	Α	RAM	Α	RAM	Α	RAM	Ā	P
	Address			Address		Address Low			Address			Data 0		Data 1		Data 2		
				High Byte		Byte												

I²C Serial Port Timing




Table 30. I²C Timing Definitions

Parameter	Description
f _{SCL}	Serial clock
t _{BUF}	Bus free time between stop and start conditions
t _{HD; STA}	Repeated hold time start condition
t _{SU; STA}	Repeated start condition setup time
t _{SU; STO}	Stop condition setup time
t _{HD; DAT}	Data hold time
t _{SU; DAT}	Date setup time
t _{LOW}	SCL clock low period
t _{HIGH}	SCL clock high period
t_R	Minimum/maximum receive SCL and SDA rise time
t _F	Minimum/maximum receive SCL and SDA fall time
t _{SP}	Pulse width of voltage spikes that must be suppressed by the input filter

PROGRAMMING THE I/O REGISTERS

The register map spans an address range from 0x0000 through 0x0E3C. Each address provides access to 1 byte (eight bits) of data. Each individual register is identified by its four-digit hexadecimal address (for example, Register 0x0A10). In some cases, a group of addresses collectively defines a register.

In general, when a group of registers defines a control parameter, the LSB of the value resides in the D0 position of the register with the lowest address. The bit weight increases right to left, from the lowest register address to the highest register address.

Note that the EEPROM storage sequence registers (Address 0x0E10 to Address 0x0E3C) are an exception to the above convention (see the EEPROM Instructions section).

BUFFERED/ACTIVE REGISTERS

There are two copies of most registers: buffered and active. The value in the active registers is the one that is in use. The buffered registers are the ones that take effect the next time the user writes 0x01 to the I/O update register (0x0005). Buffering the registers allows the user to update a group of registers (like the digital loop filter coefficients) at the same time, which avoids the potential of unpredictable behavior in the part. Registers with an L in the option column are live, meaning that they take effect the moment the serial port transfers that data byte.

AUTOCLEAR REGISTERS

An A in the option column of the register map identifies an autoclear register. Typically, the active value for an autoclear register takes effect following an I/O update. The bit is cleared by the internal device logic upon completion of the prescribed action.

REGISTER ACCESS RESTRICTIONS

Read and write access to the register map may be restricted depending on the register in question, the source and direction of access, and the current state of the device. Each register can be classified into one or more access types. When more than one type applies, the most restrictive condition is the one that applies.

Whenever access is denied to a register, all attempts to read the register return a 0 byte, and all attempts to write to the register are ignored. Access to nonexistent registers is handled in the same way as for a denied register.

Regular Access

Registers with regular access do not fall into any other category. Both read and write access to registers of this type can be from either the serial ports or EEPROM controller. However, only one of these sources can have access to a register at any given time (access is mutually exclusive). Whenever the EEPROM controller is active, either in load or store mode, it has exclusive access to these registers.

Read-Only Access

An R in the option column of the register map identifies readonly registers. Access is available at all times, including when the EEPROM controller is active. Note that read-only registers (R) are inaccessible to the EEPROM, as well.

Exclusion from EEPROM Access

An E in the option column of the register map identifies a register with contents that are inaccessible to the EEPROM. That is, the contents of this type of register cannot be transferred directly to the EEPROM or vice versa. Note that read-only registers (R) are inaccessible to the EEPROM, as well.

THERMAL PERFORMANCE

Table 31. Thermal Parameters for the 40-Lead LFCSP Package

Symbol	Thermal Characteristic Using a JEDEC51-7 Plus JEDEC51-5 2S2P Test Board ¹	Value ²	Unit
θЈΑ	Junction-to-ambient thermal resistance, 0.0 m/s airflow per JEDEC JESD51-2 (still air)	30.2	°C/W
θ_{JMA}	Junction-to-ambient thermal resistance, 1.0 m/s airflow per JEDEC JESD51-6 (moving air)	26.4	°C/W
θ_{JMA}	Junction-to-ambient thermal resistance, 2.5 m/s airflow per JEDEC JESD51-6 (moving air)	23.6	°C/W
Θ_{JB}	Junction-to-board thermal resistance, 0.0 m/sec airflow per JEDEC JESD51-8 (still air)	16.3	°C/W
θ_{JC}	Junction-to-case thermal resistance (die-to-heat sink) per MIL-Std 883, Method 1012.1	2.2	°C/W
Ψ_{JT}	Junction-to-top-of-package characterization parameter, 0 m/sec airflow per JEDEC JESD51-2 (still air)	0.2	°C/W

¹ The exposed pad on the bottom of the package must be soldered to ground to achieve the specified thermal performance.

The AD9557 is specified for a case temperature (T_{CASE}). To ensure that T_{CASE} is not exceeded, an airflow source can be used. Use the following equation to determine the junction temperature on the application PCB:

$$T_J = T_{CASE} + (\Psi_{JT} \times PD)$$

where:

 T_I is the junction temperature (°C).

 T_{CASE} is the case temperature (°C) measured by the customer at the top center of the package.

 Ψ_{JT} is the value as indicated in Table 31.

PD is the power dissipation (see the Table 3).

Values of θ_{JA} are provided for package comparison and PCB design considerations. θ_{JA} can be used for a first order approximation of T_J by the equation

$$T_J = T_A + (\theta_{JA} \times PD)$$

where T_A is the ambient temperature (°C).

Values of θ_{JC} are provided for package comparison and PCB design considerations when an external heat sink is required.

Values of θ_{JB} are provided for package comparison and PCB design considerations.

² Results are from simulations. The PCB is a JEDEC multilayer type. Thermal performance for actual applications requires careful inspection of the conditions in the application to determine if they are similar to those assumed in these calculations.

POWER SUPPLY PARTITIONS

The AD9557 power supplies are divided into four groups: DVDD3, DVDD, AVDD3, and AVDD. All power and ground pins should be connected, even if certain blocks of the chip are powered down.

3.3 V SUPPLIES

All of the 3.3 V supplies can be joined to the same power supply. TheDVDD3 supplies should be separated from the AVDD3 supplies using a ferrite bead.

Ferrite beads with low (< 0.7 Ω) dc resistance and approximately 600 Ω impedance at 100 MHz are suitable for this application.

1.8 V SUPPLIES

All of the 1.8 V supplies can be joined to the same power supply. Ferrite beads should be used in the following locations:

- In between the 1.8 V source and the DVDD pins
- In between the 1.8 V source and Pin 11, Pin 17, and Pin 18. The current consumption of this group of pins is always < 100 mA. The actual power consumption can be considerably less than this and depends on the output frequency and number of drivers used. See Table 2 for the current consumed by each group. See Figure 20, Figure 21, and Figure 22for information on the power consumption versus output frequency.
- In between the 1.8 V source and the rest of the AVDD pins

Ferrite beads with low ($< 0.7 \Omega$) dc resistance and approximately 600 Ω impedance at 100 MHz are suitable for this application.

PIN PROGRAM FUNCTION DESCRIPTION

The AD9557 supports both hard pin and soft pin program function with the on-chip ROM containing the predefined configurations. When a pin program function is enabled and initiated, the selected predefined configuration is transferred from the ROM to the corresponding registers to configure the part into the desired state.

OVERVIEW OF ON-CHIP ROM FEATURES

Input/Output Frequency Translation Configuration

The AD9557 has one on-chip ROM that contains a total of 256 different input-output frequency translation configurations for independent selection of 16 input frequencies and 16 output frequencies. Each input/output frequency translation configuration assumes that all input frequencies are the same and all the output frequencies are the same. Each configuration reprograms the following registers/parameters:

- Reference input period register
- Reference divider R register
- Digital PLL feedback divider register (Fractional Part Frac1, Modulus Part M1, and Integer Part N1) freerun
- Tuning word register
- Output PLL feedback divider N2 register

- RF divider register
- Clock distribution channel divider register

All configurations are set to support one single system clock frequency as 786.432 MHz ($16\times$ the default 49.152 MHz system clock reference frequency)

Four Different System Clock PLL Configurations

- REF = $49.152 \text{ MHz XO } (\times 2 \text{ on, N} = 8)$
- REF = $49.152 \text{ MHz XTAL } (\times 2 \text{ on, N} = 8)$
- REF = 24.756 MHz XTAL (\times 2 on, N = 16)
- REF = 98.304 MHz XO ($\times 2$ off, N = 8)

Four Different DPLL Loop Bandwidths

• 1 Hz, 10 Hz, 50 Hz, 100 Hz

DPLL Phase Margin

- Normal phase margin (70 degrees)
- High phase margin (89.5 degrees).

The ROM also contains an APLL VCO calibration bit. This bit is used to program Register 0x0405[0] (from 0) to 1 to generate a low-high transition to automatically initiate APLL VCO cal.

Table 32. Preset Input Frequencies for Hard Pin and Soft Pin Programming

Freq ID	Frequency (MHz)	Frequency Description	Hard Pin Program PINCONTROL = High	PINCO	in Progra NTROL = er 0x0C0	Low	
			M0 Pin	В3	B2	B1	B0
0	0.008	8 kHz	0	0	0	0	0
1	19.44	19.44 MHz	1/2	0	0	0	1
2	25	25 MHz	1	0	0	1	0

Table 33. Preset Output Frequencies for Hard Pin and Soft Pin Programming

Freq ID	Frequency (MHz)	Frequency Description		in Program NTROL = Hi		PINC	Soft Pin Program PINCONTROL = Low Register 0x0C01[7:4]				
•			M3	M2	M1	B7	В6	B5	B4		
0	19.44	19.44 MHz	0	0	0	0	0	0	0		
1	25	25 MHz	0	0	1/2	0	0	0	1		
2	125	125 MHz	0	0	1	0	0	1	0		
3	156.7071	156.25 MHz × 1027/1024	0	1/2	0	0	0	1	1		
4	622.08	622.08 MHz	0	1/2	1/2	0	1	0	0		
5	625	625 MHz	0	1/2	1	0	1	0	1		
6	644.53125	625 MHz × 33/32	0	1	0	0	1	1	0		
7	657.421875	657.421875 MHz	0	1	1/2		1	1	1		
8	660.184152	657.421875 MHz × 239/238	0	1	1	1	0	0	0		
9	666.5143	622.08 MHz × 255/238	1/2	0	0	1	0	0	1		
10	669.3266	622.08 MHz × 255/237	1/2	0	1/2	1	0	1	0		
11	672.1627	622.08 MHz × 255/236	1/2	0	1	1	0	1	1		
12	690.5692	644.53125 MHz × 255/238	1/2	1/2	0	1	1	0	0		
13	693.4830	644.53125 MHz × 255/237	1/2	1/2	1/2	1	1	0	1		
14	698.8124	622.08 MHz × 255/237	1/2	1/2	1	1	1	1	0		
15	704.380580	657.421875 MHz × 255/238	1/2	1	0	1	1	1	1		

Table 34. System Clock Configuration in Hard Pin and Soft Pin Programming Modes

Freq ID	Frequency (MHz)	System Clock Configuration	Hard Pin Program PINCONTROL = High, IRQ Pin	Soft Pin Progra PINCONTROL = Register 0x0C0	: Low	Equivalent System Clock PLL Register Settings
			IRQ Pin	Bit 1	Bit 0	
0	49.152	XTAL mode, doubler on, N = 8	0	0	0	0001, 0000, 1000
1	49.152	XTAL mode off, doubler on, $N = 8$	1/2	0	1	
2	24.576	XTALXTAL mode, doubler on, N = 16	1	1	0	
3	98.304	XTAL mode off, doubler off, $N = 8$	N/A	1	1	

HARD PIN PROGRAMMING MODE

The state of the PINCONTROL pin at power-up controls whether or not the chip is in hard pin programming mode. Setting the PINCONTROL pin high disables the I²C protocol, although the register map can be accessed via the SPI protocol.

The M0 pin selects one of three input frequencies, and the M3 to M1 pins select one of 16 possible output frequencies. See Table 32 and Table 33 for details.

The system clock configuration is controlled by the state of the IRQ pin at start-up. See Table 34 for details. The digital PLL loop bandwidth, reference input frequency accuracy tolerance ranges, and DPLL phase margin selection are not available in the hard pin program unless the user uses the serial port to change their default value.

When in hard pin program mode, the user must set Register 0x0200[0] = 1 to activate the IRQ, REF status, and PLL lock status signals at the multifunction pins.

SOFT PIN PROGRAMMING OVERVIEW

The soft pin program function is controlled by a dedicated register section (Address 0x0C00 to Address 0x0C08). The purpose of soft pin program is to use the register bits to mimic the hard pins for the configuration section. When in soft pin program mode, both SPI and I²C port are available.

- Address 0x0C00[0] enables the accessibility to 0x0C01 to 0x0C02 (Soft Pin Section 1). This bit must be set in soft pin mode.
- Address 0x0C03[0] enables the accessibility to Address 0x0C04 to Address 0x0C06 (Soft Pin Section 2). This bit must be set in soft pin mode.
- Address 0x0C01[3:0] selects one of 16 input frequencies
- Address 0x0C01[7:4] selects one of 16 output frequencies
- Address 0x0C02[1:0] selects the system clock configuration
- Address 0x0C05[1:0] selects one of four input frequency tolerance ranges

- Address 0x0C06[3:2] select one of four DPLL loop bandwidths
- Address 0x0C06[4] selects the DPLL phase margin
- Address 0x0C04[3:0] scales the REFA/REFB input frequency down by divide-by-1, divide-by-4, divide-by-8, divide-by-16 independently. For example, when Address 0x0C01[3:0] = 0101 to select input frequency as 622.08 MHz for both REFA/REFB, setting Address 0x0C04[1:0] = 0x01 scales down the REFA input frequency to 155.52 MHz (= 622.08 MHz/4). This is done by internally scaling the RDIV for REFA up by 4× and the REFA period up by 4×.
- Address 0x0C05[3:0] scales the channel 0/1 output frequency down by divide-by-1, divide-by-4, divide-by-8, divide-by-16.

REGISTER MAP

Register addresses that are not listed in Table 35 are not used, and writing to those registers has no effect. The user should write the default value to sections of registers marked reserved. R = read-only. A = auto clear. E = excluded from EEPROM loading. L = live (I/O update not required for register to take effect or for a read-only register to be updated.)

Table 35.

Reg Addr (Hex)	Opt	Name	D7	D6	D5	D4	D3	D2	D1	DO	Def
<u> </u>		rt and Part Ide		1	1	1	1		1	1	
0x0000	L, E	SPI control	SDO enable	LSB first/ increment address	Soft reset			Reserved			00
0x0000	L	I ² C control	Rese	erved	Soft reset			Reserved			00
0x0004		Readback control				Reserved				Read buffer register	00
0x0005	A, L	I/O update		Reserved User scratchpad[7:0] User scratchpad[15:8] Reserved Reserved Clock part family ID[7:0] Clock Part family ID[15:8] System clock N divider[7:0] Reserved Load from SYSCLK SYSCLK P divider[1:0]						I/O update	00
0x0006	L					User scrat	chpad[7:0]				00
0x0007	L]				User scrate	:hpad[15:8]				00
0x000A	R, L					Rese	erved				20
0x000B	R, L			Clock part family ID[7:0] Clock Part family ID[15:8]							0D
0x000C	R, L	Part ID			Clock part family ID[7:0] Clock Part family ID[15:8]						01
0x000D	R, L				Clock Part family ID[15:8]						00
System C	Clock			Reserved Reserved User scratchpad[7:0] User scratchpad[15:8] Reserved Reserved Clock part family ID[7:0] Clock Part family ID[15:8] System clock N divider[7:0] Reserved Reserved System clock N divider[7:0]							
0x0100		SYSCLK config PLL feedback divider				System clock	N divider[7:0]				08
0x0101				Reserved		ROM	XTAL	SYSCLK P div	vider[1:0]	SYSCLK doubler enable	09 or 19
0x0102		Reserved		ROM XTAL (reserved) enable Reserved						enable	00
0x0102		SYSCLK period		ROM (reserved) enable Reserved Nominal system clock period (femtoseconds)[7:0] (1 ns at 1 ppm accuracy)							0E
0x0104]		ROM (reserved)							67
0x0105		1							-		13
0x0106		SYSCLK			System	clock stability p					32
0x0107		stability									00
0x0108	A			Reserved	·	Reset SYSCLK		ock stability pe		nds)[19:16]	00
General	Configur	ation									
0x0200		En_Mpin				Reserved				Enable M pins and IRQ pin function	00
0x0201		MOFUNC	Output/ Input				Function[6:0]			•	В0
0x0202		M1FUNC	Output/ Input				Function[6:0]				B1
0x0203		M2FUNC	Output/ Input								C0
0x0204		M3FUNC	Output/ Input	t/ Function[6:0]							C1
0x0205	7			•		Rese	erved				B2
0x0206						Rese	erved				В3
0x0207						Rese	erved				C2
0x0208						Rese	erved				C3

Reg Addr											
(Hex)	Opt	Name	D7	D6	D5	D4	D3	D2	D1	D0	Def
0x0209		IRQ pin output		Reserved			s signal pin[1:0]	Use IRQ pin for status signal	IRQ pin drive	er type [1:0]	1F
0x020A		IRQ mask	Res	erved	SYSCLK unlocked	SYSCLK locked	APLL unlocked	APLL locked	APLL Cal complete	APLL Cal started	00
0x020B				Reserved		Pin program end	Sync distri- bution	Watchdog timer	EEPROM fault	EEPROM complete	00
0x020C			Switching	Closed	Freerun	Holdover	Frequency unlocked	Frequency locked	Phase unlocked	Phase locked	00
0x020D				Reserved		History updated	Frequency unclamped	Frequency clamped	Phase slew unlimited	Phase slew limited	00
0x020E			Reserved	REFB validated	REFB fault cleared	REFB fault	Reserved	REFA validated	REFA fault cleared	REFA fault	00
0x020F						Rese	erved				00
0x0210		Watchdog Timer 1				Watchdog ti	imer (ms)[7:0]				00
0x0211						Watchdog ti	mer (ms)[15:8]				00
						D	PLL				
0x0300		Free-run frequency TW			30-bit fi	ree running fred	quency tuning v	word[7:0]			11
0x0301]			30-bit fr	ee running freq	uency tuning w	vord[15:8]			15
0x0302]							64		
0x0303			Res	30-bit free running frequency tuning word[23:16] Reserved 30-bit free running frequency tuning word[29:24]							1B
0x0304		Digital oscillator control	Res	erved	4-level	Dig	ital oscillator SI	DM integer par	t[3:0]	Reset SDM	10
0x0305					•	Rese	erved			•	00
0x0306		DPLL frequency clamp				Lower limit of p	oull-in range[7:0)]			51
0x0307					ı	ower limit of p	ull-in range[15:	8]			B8
0x0308]			Reserved			Lower lin	nit of pull-in ra	nge[19:16]	02
0x0309						Upper limit of p	oull-in range[7:0	D]			3E
0x030A					<u> </u>	Jpper limit of p	ull-in range[15:	, -			0A
0x030B					Reserved				nit of pull-in ra	nge[19:16]	0B
0x030C		Closed				ase lock offset (00
0x030D		loop phase				se lock offset (s					00
0x030E		offset			Fixed pha	se lock offset (s					00
0x030F		[±0.5 ms]	Res	erved			se lock offset (si	•			00
0x0310	-				al phase lock of						00
0x0311	-				al phase lock of						00
0x0312	-	Phase slew limit			nase slew rate li	•					00
0x0313 0x0314		Holdover		Phase slew rate Limit (μs/sec)[15:8] (315 μs/sec up to 65.536 ms/sec) History accumulation timer (milliseconds)[7:0] (up to 65 seconds)						00 0A	
0.0215	history History accumulation timer (milliseconds) [15:8] [up to 65 seconds]						00				
0x0315 0x0316						cremental aver	age	00			
		mode				sample fallback	history				

Reg Addr	0	Name		Dr.	0.5	D4					Def
(Hex) 0x0317	Opt	Name Base Loop	D7	D6	D5	D4	-0 linear[7:0]	D2	D1	D0	Def 8C
0x0317	L	Filter A				•	0 linear[7:0]				AD
0x0318	L	coefficient	Reserved	T		<u>'</u>	Alpha-1 expone	nt[6:0]			4C
0x0319	L	set (high	Reserved	<u> </u>			0 linear[7:0]	-11(0.0)			F5
0x031A	L	_ phase _ margin)) linear[15:8]				CB
0x031C	L		Reserved				Beta-1 expone	nt[6:0]			73
0x031D	L	_	Heservea	1			a-0 linear[7:0]	11(0.0)			24
0x031E	L						ı-0 linear[15:8]				D8
0x031F	L	_	Reserved				amma-1 expon	nent[6:0]			59
0x0320	L						-0 linear[7:0]				D2
0x0321	L					HPM Delta-	0 linear[15:8]				8D
0x0322	L		Reserved			НРМ	Delta-1 expone	ent[6:0]			5A
0x0323	L	Base loop		l		NPM Alpha	-0 linear[7:0]				24
0x0324	L	Filter A				NPM Alpha-	0 linear[15:8]				8C
0x0325	L	coefficient set (normal	Reserved			NPM A	Alpha-1 expone	ent[6:0]			49
0x0326	L	phase		•			0 linear[7:0]				55
0x0327	L	margin of				NPM Beta-0) linear[15:8]				C9
0x0328	L	70°)	Reserved			NPM	Beta-1 expone	nt[6:0]			7B
0x0329	L					NPM Gamma	a-0 linear[7:0]				9C
0x032A	L			NPM Gamma-0 linear[7:0] NPM Gamma-0 linear[15:8] NPM Gamma-1 exponent[6:0]						FA	
0x032B	L		Reserved			NPM G	amma-1 expon	nent[6:0]			55
0x032C	L					NPM Delta-	-0 linear[7:0]				EA
0x032D	L					NPM Delta-	0 linear[15:8]				E2
0x032E	L		Reserved								57
Output P	LL (APLI	-)									
0x0400		APLL charge pump			Ou	tput PLL (APLL)) charge pump	[7:0]			6A
0x0401		APLL N divider			Outp	ut PLL (APLL) fe	edback N divid	ler[7:0]			14
0x0402							erved				00
0x0403		APLL loop				APLL loop filt	er control[7:0]				12
0x0404		filter control				Reserved				Bypass internal Rzero	00
0x0405		APLL VCO control	Reserved		APLL VCO Vcal adjust	Reserved	APLL locked controlled sync disable	Reso	erved	Manual APLL VCO cal (not self clearing)	00
0x0406						Rese	erved				00
0x0407		RF divider		RF Divid	der 2[3:0]			RF Divid	der 1[3:0]		44
0x0408				Reserved		RF divider startup mode	Rese	erved	PD RF Divider 2	PD RF Divider 1	02
Output C	lock Dis	tribution									
0x0500		Dist sync	Reserved	Reserved	Mask Channel 1 sync	Mask Channel 0 sync	Reserved	Sync source selection	Auto sy	nc mode	02
0x0501		Channel 0	Enable 3.3 V CMOS driver	(OUT0 format [2:	1	OUT0 po	larity [1:0]	OUT0 drive strength	Enable OUT0	10
0x0502				Channel 0 divider [7:0]							00
0x0503		1		Reserved Channel 0 divider [7:0] Chan0 PD Select RF Channel 0 divider [9:8] Divider 2						divider[9:8]	00
0x0504		1	Rese	erved			Channel 0 div	ider phase[5:0]	1		00
	_		•								•

Reg Addr	04	Nama	D7	DC	Dr	D4	D2	D2	D1	D0	Def
(Hex) 0x0505	Opt	Name Channel 1	D7 Reserved	D6					OUT1 drive	Enable	Def 10
0x0506		1				Res	served		stiengtii	0011	10
0x0507		-									03
0x0508		1		Reserved Channel 1 divider[7:0] Reserved Channel 1 divider[7:0] Reserved Channel 1 divider[7:0] Reserved Channel 1 divider phase[5:0] Reserved Rese							00
0x0509]	Res	erved				I ider phase[5:0]		00
0x050A		<u> </u>									10
0x050B											10 00
0x050C		1			OUT1 format[2:0]						
0x050D		1			Reserved						
0x050E		1									00
0x050F		1									10 03
0x0510		1			Reserved REFB REFA power- power- down down Reserved REFB logic type[1:0] REFA logic type[1:0]						
0x0511		4		Reserved REFB REFA power-down down Reserved REFB logic type[1:0] REFA logic type[1:0]							00
0x0512		1		Reserved							00
0x0513 0x0514		1									00
0x0514		<u>_</u>		Reserved (CRESERVED CONTROLL OF THE CONTROLL O							00
Reference	o Innute		1			ne:	serveu				- 00
0x0600	emputs	Reference	1	Por	sarvad		Pos	arvad	DEER	DEEV	00
0x0000		power- down		ne:	serveu		nese	erveu	power-	power-	00
0x0601		Reference logic type		Res	served		REFB logi	c type[1:0]	REFA log	ic type[1:0]	00
0x0602		Reference priority		Res	served		REFB pri	iority[1:0]	REFA pr	iority[1:0]	00
0x0603						Res	served				00
Profile A	(for REF	A)									
0x0700	L	Reference period (up to 1.1 ms)		Reserved REFB priority[1:0] REFA priority[1:0] Reserved Nominal period (fs) [7:0] (default: 51.44 ns =1/(19.44 MHz) for default system clock setting)							C9
0x0701	L	1				Nominal pe	eriod (fs)[15:8]				EA
0x0702	L	1									10
0x0703	L	1				•					03
0x0704	L	1				Nominal pe	riod (fs)[39:32]				00
0x0705	L	Tolerance		Inner tolerance	e (1/ppm) [7:0] [for unlock to lo	ck condition; 50)% down to 1 p	ppm] (default: 5	%)	14
0x0706	L	1		Inner tolerance Reserved Outer tolerance (Outer toler Reserved Vali		[15:8] [for unlo	ck to lock condi	tion; 50% dow	n to 1 ppm]		00
0x0707	L			Re	served			Inner tole	rance [19:16]		00
0x0708	L			Outer tole	rance (1/ppm) [7:0] [for lock to	unlock; 50% do	wn to 1 ppm]	(default: 10%)		0A
0x0709	L			Out	er tolerance (1/	ppm) [15:8] [fo	r lock to unlock;	50% down to	1 ppm]		00
0x070A	L			Res	served			Outer tole	rance [19:16]		00
0x070B	L	Validation			Validation t	imer (milliseco	nds) [7:0] [up to	65.5 seconds]			0A
0x070C	L				Validation ti	mer (millisecor	ıds) [15:8] [up to	65.5 seconds]			00
0x070D	L					Res	served			_	00
0x070E	L	Sel base loop filter				Reserved				filter	00
0x070F	L	DPLL loop BW			Digital PLL loop	BW scaling fac	tor [7:0] (defaul	t: 0x01F4 = 50	Hz)	1	F4
0x0710	L	1			Digital PL	L loop bandwi	dth BW scaling f	actor [15:8]			01
0x0711	L	-			<u>~</u>	-	<u></u>			BW scaling factor[16]	00
0x0712	L	DPLL R divider (20 bits)				R div	ider[7:0]			•	C5
0x0713	L	,=======				R divi	der[15:8]				00
557 15		1	1			II GIVI					1 00

Reg Addr	0-4	Nama	0.7	D6	D5	D4	D3	D2	D1	DO	Def		
(Hex) 0x0714	Opt L	Name	D7	Reserved	_ D3	Enable	ט	_	ler[19:16]	D0	00		
0x0715		DPLL			Digital DI	REFA div2 L feedback div	ider Integer (Part NI1[7:0]			6B		
0.0713		N divider (17 bits)			Digital FL	L reedback div	idei—integeri	art 141[7.0]			ОВ		
0x0716					Digital PLI	_ feedback divi	der—Integer P	art N1[15:8]			07		
0x0717						Reserved				Digital PLL feedback divider— Integer Part N1 [16]	00		
0x0718		DPLL fractional feedback divider (18 bits)			Digital PL	L fractional fee	dback divider-	—Frac1[7:0]			04		
0x0719]					fractional feed					00		
0x071A	1	DD1.1									00		
0x071B		DPLL fractional feedback divider modulus (18 bits)		Digital PLL fractional feedback divider—Frac1[24:16] Digital PLL feedback divider modulus—Mod1[7:0] Digital PLL feedback divider modulus—Mod1[15:8] Digital PLL feedback divider modulus—Mod1[24:16]							05		
0x071C	_	ļ								00			
0x071D	 				Digital PLL								
0x071E	L	Lock detectors					eshold[7:0] (ps	•			BC		
0x071F	L	ļ				Phase lock thre		s)			02		
0x0720	L	 					fill rate[7:0]				0A		
0x0721 0x0722	L	<u> </u>				Frequency loc	Irain rate[7:0]	11			0A BC		
0x0722	L					Frequency lock					02		
0x0724	L					requency lock					00		
0x0725	L					Frequency lo	ck fill rate[7:0]				0A		
0x0726	L]				Frequency loc	k drain rate[7:0)]			0A		
Profile B (for REF	3)											
0x0740	L	Reference period (up to 1.1 ms)		Nominal p	eriod (fs)[7:0] (d	lefault: 125 µs =	=1/(8 kHz) for d	lefault system o	clock setting)		00		
0x0741	L						riod (fs)[15:8]				A2		
0x0742	L						iod (fs)[23:16]				94		
0x0743	L						iod (fs)[31:24]				1A		
0x0744 0x0745	L	Tolerance		Inner tolerance	(1 nnm)[7:0] /f/		iod (fs)[39:32]	106 daws to 1 =	nm) (dofault	506)	1D 14		
0x0745 0x0746	L	Tolerance			rance (1 ppm)[3%)	00		
0x0740 0x0747	L	1			erved	13.0] (101 011100	. to lock collu		rance [19:16]		00		
0x0748	L				ance (1 ppm)[7:	:0] (for lock to u	ınlock; 50% do				0A		
0x0749	L				er tolerance (1 p						00		
0x074A	L	<u> </u>		Res	erved			Outer tole	erance[19:16]		00		
0x074B	L	Validation				mer (millisecor					0A		
0x074C	L				Validation tir	ner (millisecon		65.5 seconds)			00		
0x074D								00					
0x074E	L	Sel base loop filter				Reserved				Sel high PM base loop filter	00		
0x074F	L	DPLL loop BW		С	Digital PLL loop	BW scaling fac	tor[7:0] (defaul	t: 0x01F4 = 50	Hz)	•	F4		
0x0750	L	1			Diai	tal PLL loop BV	/ scaling factor	·[15·8]			01		

Reg Addr (Hex)	Opt	Name	D7	D6	D5	D4	D3	D2	D1	DO	Def
0x0751	L	Nume			55	Reserved	100			BW scaling factor[16]	00
0x0752	L	DPLL R divider (20 bits)				R div	der[7:0]			iactor[10]	00
0x0753	L					R divi	der[15:8]				00
0x0754	L			Reserved	d	Enable REFB div2		R di	vider [19:16]		00
0x0755		DPLL N divider (17 bits)			Digital	PLL feedback div	_l ider—Intege	r Part N1 [7:0]			1F
0x0756		(17 2.13)			Digital I	PLL feedback div	der—Intege	Part N1 [15:8]			5B
0x0757				Reserved Digit feedt divid Integ Part I [16]							00
0x0758		DPLL fractional feedback divider (24 bits)		Digital PLL fractional feedback divider—Frac1[7:0]							00
0x0759				Digital PLL fractional feedback divider—Frac1[15:8]							00
0x075A				Digital PLL fractional feedback divider—Frac1[17:16]						00	
0x075B		DPLL fractional feedback divider modulus (24 bits)		Digital PLL feedback divider modulus—Mod [7:0]						01	
0x075C					Digital I	PLL feedback divi	der modulus	Mod1 [15:8]			00
0x075D		_				LL feedback divi					00
0x075E	L	Lock detectors				Phase lock thres	hold [7:0] (ur	nit: ps)			BC
0x075F	L					Phase lock thresl	nold [15:8] (u	nit: ps)			02
0x0760	L					Phase locl	fill rate [7:0]				0A
0x0761	L					Phase lock	drain rate [7:0)]			0A
0x0762	L					Frequency lo	k threshold [7:0]			BC
0x0763	L					Frequency loc					02
0x0764	L					Frequency lock					00
0x0765	L						ock fill rate [7				0A
0x0766	L	_				Frequency loc		7:0]			0A
0x0780							erved				C9 EA
0x0781 0x0782							erved				10
0x0782		-					erved				03
0x0784							erved				00
0x0785	-	-	-				erved				14
0x0786	-	1	-				erved				00
0x0787		1					erved				00
0x0788		1					erved				0A
0x0789							erved				00
0x078A							erved				00
0x078B						Res	erved				0A
0x078C						Res	erved				00
0x078D						Res	erved				00
0x078E						Res	erved				00

Reg Addr (Hex)	Omt	Name	D7	D6	D5	D4	D3	D2	D1	DO	Dof
0x078F	Opt	Name	D/	De	נט		erved	DZ	וטו	טט	Def F4
0x0790							erved				01
0x0790							erved				00
0x0791		1					erved				C5
0x0792 0x0793							erved				00
0x0794		}					erved				00
0x0795		}					erved				6B
0x0795											07
							erved				00
0x0797 0x0798		1					erved				00
							erved				
0x0799		1					erved				00
0x079A		1					erved				00
0x079B		1					erved				05
0x079C							erved				00
0x079D							erved				00
0x079E							erved				BC
0x079F							erved				02
0x07A0		ļ					erved				0A
0x07A1		ļ					erved				0A
0x07A2		ļ					erved				BC
0x07A3							erved				02
0x07A4						Rese	erved				00
0x07A5						Rese	erved				0A
0x07A6		<u> </u>				Rese	erved				0A
0x07C0		<u> </u>				Rese	erved				00
0x07C1						Rese	erved				A2
0x07C2						Rese	erved				94
0x07C3		ļ				Rese	erved				1A
0x07C4						Rese	erved				1D
0x07C5						Rese	erved				14
0x07C6						Rese	erved				00
0x07C7						Rese	erved				00
0x07C8						Rese	erved				0A
0x07C9						Rese	erved				00
0x07CA						Rese	erved				00
0x07CB						Rese	erved				0A
0x07CC						Rese	erved				00
0x07CD						Rese	erved				00
0x07CE						Rese	erved				00
0x07CF						Rese	erved				F4
0x07D0						Rese	erved				01
0x07D1						Rese	erved				00
0x07D2		ĺ				Rese	erved				00
0x07D3						Rese	erved				00
0x07D4						Rese	erved				00
0x07D5		1				Rese	erved				1F
0x07D6		1				Rese	erved				5B
0x07D7		Ī					erved				00
0x07D8		ĺ					erved				00
0x07D9	1	1					erved				00
0x07DA							erved				00
0x07DB							erved				01
0x07DC							erved				00
0x07DD		1					erved				00
0x07DE	 	1					erved				BC
0,0,DL	1	<u> </u>			1	Page 63 of 100					

Reg Addr											
(Hex)	Opt	Name	D7	D6	D5	D4	D3	D2	D1	D0	Def
0x07DF		_					erved				02
0x07E0							erved				0A
0x07E1		1					erved				0A
0x07E2		{					erved				BC
0x07E3		-					erved				02
0x07E4		-					erved				00 0A
0x07E5 0x07E6		1					erved				0A 0A
Operation	nal Cant	uals.				res	erved				UA
0x0A00	liai Cont	Power-	Soft reset	DCO PD	SYSCLK PD	Ref input	TDC PD	APLL PD	Clock Dist	Full PD	00
OXUAUU		down	exclude regmap	осото	STSCERFD	PD	IDCFD	AFLLFD	PD PD	Full FD	
0x0A01		Loop mode	Reserved	User holdover	User freerun	REF	switchover mod	le[2:0]	Reserved	User reference in manual switchover mode	00
0x0A02		Cal/sync			Reso	erved			Soft sync clock dist	Reserved	00
0x0A03	А	Clear functions	Reserved	Clear LF	Clear CCI	Reserved	Clear auto sync	Clear TW history	Clear all IRQs	Clear watchdog	00
0x0A04	А	IRQ clearing	Res	erved	SYSCLK unlocked	SYSCLK locked	APLL unlocked	APLL locked	APLL Cal ended	APLL Cal started	00
0x0A05	Α						EEPROM fault	EEPROM complete	00		
0x0A06	A		Switching	Closed	Freerun	Holdover	Frequency unlocked	Frequency locked	Phase unlocked	Phase locked	00
0x0A07	А			Reserved		History updated	Frequency unclamped	Frequency clamped	Phase slew unlimited	Phase slew limited	00
0x0A08	А		Reserved	REFB validated	REFB fault cleared	REFB fault	Reserved	REFA validated	REFA fault cleared	REFA fault	00
0x0A09	Α					Res	erved				00
0x0A0A	A	Increment phase offset			Reserved			Reset phase offset	Decrement phase offset	Increment phase offset	00
0x0A0B	Α	Manual reference validation			Rese	erved			Force Timeout B	Force Timeout A	00
0x0A0C		Manual reference in- validation			Reso	erved			REF Mon Override B	REF Mon Override A	00
0x0A0D		Static reference validation			Rese	erved			REF Mon Bypass B	REF Mon Bypass A	00
Quick In-	Out Fred	uency Soft Pir	n Configuratio	on							
0x0C00	L, E	Enable Soft Pin Section 1				Reserved				EN Soft Pin Section 1	00
0x0C01	L, E	Soft Pin	(Output frequency selection [3:0] Input frequency selection [3:0]]	00	
0x0C02	L, E	Section 1			Rese	erved			SYSCLK PLL F [1:0]	REF Selection	00
0x0C03	L, E	Enable Soft Pin Section 2				Reserved				EN Soft Pin Section 2	00
0x0C04	L, E	Soft Pin		Res	erved		REFB freque	ncy scale [1:0]	REFA freque	ncy scale [1:0]	00
0x0C05	L, E	Section 2		Res	erved			1 output scale [1:0]		0 output scale [1:0]	00

Reg Addr (Hex)	Opt	Name	D7	D6	D5	D4	D3	D2	D1	DO	Def
0x0C06	L, E	Nume		Reserved	1 00	Sel high PM base loop filter		3W [1:0]		rance [1:0]	00
0x0C07	L, A,	Soft pin transfer				Reserved				Soft pin start transfer	00
0x0C08	L, E	Soft pin reset				Reserved				Soft pin reset	00
	<u> </u>	(Accessible D	uring EEPRON				T		T	T	
0x0D00	R, L	EEPROM		Reso	erved		Pin program ROM load process	Fault detected	Load in progress	Save in progress	N/A
0x0D01	R, L	SYSCLK and PLL status	Reserved	SYSCLK_ APLL_Lock	All PLLs locked	APLL VCO status	APLL Cal in progress	APLL lock	SYSCLK stable	SYSCLK lock detect	N/A
0x0D02	R, L	IRQ events	Res	erved	SYSCLK unlocked	SYSCLK locked	APLL unlocked	APLL lock detected	APLL cal ended	APLL cal started	N/A
0x0D03	R, L			Reserved		Pin program end	Output dist sync	Watchdog timer	EEPROM fault	EEPROM complete	N/A
0x0D04	R, L		Switching	Closed	Freerun	Holdover	Frequency unlocked	Frequency locked	Phase unlocked	Phase locked	N/A
0x0D05	R, L		Reserved			History updated	Frequency un- clamped	Frequency clamped	Phase slew unlimited	Phase slew limited	N/A
0x0D06	R, L		Reserved	REFB validated	REFB fault cleared	REFB fault	Reserved	REFA validated	REFA fault cleared	REFA fault	N/A
0x0D07	R, L			•		Res	erved				N/A
0x0D08	R	DPLL	Reserved	Offset slew limiting	Frequency lock	Phase lock	Loop switching	Holdover	Active	Free running	N/A
0x0D09	R		Res	erved	Frequency clamped	History available	Active reference priority		Reserved	Current active reference	N/A
0x0D0A	R					Res	erved				N/A
0x0D0B	R	REFA/ REFB	B valid	B fault	B fast	B slow	A valid	A fault	A fast	A slow	N/A
0x0D0C	R						erved				N/A
0x0D0D 0x0D0E	R	Holdover history				Tuning word	read-back [31:0]				N/A N/A
0x0D0E	R										N/A
0x0D10	R	<u> </u>									N/A
0x0D11	R	Lock				Phase	tub [7:0]				N/A
0x0D12	R	detector phase tub		Rese	erved		Phase tub [1	1:8]			N/A
0x0D13	R	Lock				Frequen	cy tub [7:0]				N/A
0x0D14	R	detector frequency tub		Reserved Frequency tub [11:8]					N/A		
Non-Vola	tile Men	nory (EEPROM) Control								
0x0E00	E	Write protect				Reserved				Write enable	00
0x0E01	Е	Condition		Res	erved			Condition	al value [3:0]		00
0x0E02	A,E	Save				Reserved				Save to EEPROM	00
0x0E03	A,E	Load			Res	erved			Load from EEPROM	Reserved	00

Reg Addr				2						-	
(Hex)	Opt	Name	D7	D6	D5	D4	D3	D2	D1	D0	Def
		Sequence	1								
0x0E10	E -	EEPROM ID					wo bytes				01
0x0E11	E	<u> </u>				Addre	ss 0x0006				00
0x0E12	E										06
0x0E13	E	System clock					nine bytes				08
0x0E14	Е					Addre	ss 0x0100				01
0x0E15	E										00
0x0E16	E	I/O update				Action:	IO_Update				80
0x0E17	E	General				Data:	18 bytes				11
0x0E18	E	_				Addre	ss 0x0200				02
0x0E19	Е										00
0x0E1A	Е	DPLL				Data:	47 bytes				2E
0x0E1B	Е]				Addre	ss 0x0300				03
0x0E1C	Е	1									00
0x0E1D	Е	APLL				Data: r	nine bytes				08
0x0E1E	Е	Address0x0400								04	
0x0E1F	Е	1									00
0x0E20	Е	Clock dist				Data:	22 bytes				15
0x0E21	Е	1					ss0x0500				05
0x0E22	Е	1									00
0x0E23	E	I/O update		Action: IO_Update						80	
0x0E24	E	Reference inputs		Data: four bytes						03	
0x0E25	E]				Addre	ss:0x0600				06
0x0E26	E	1				, tadi c	33.07.0000				00
0x0E27	E	1				Res	served				01
0x0E28	E	1					served				06
0x0E29	E	1				1100	,c. v.c.u				40
0x0E2A	E	Profile REFA				Data:	39 bytes				26
0x0E2B	E	NEI A				Addre	ss 0x0700				07
0x0E2C	E	1				Addre	33 000/00				00
0x0E2D	E	Profile REFB				Data:	39 bytes				26
0x0E2E	E	_ KEFB				Addre	ss 0x0740				07
0x0E2F	E										40
0x0E30	E	1					served				26
0x0E31	Е					Res	served				07
0x0E32	E	_]									80
0x0E33	Е	_				Res	served				26
0x0E34	Е	_		·	·		served				07
0x0E35	E					Res	served				C0
0x0E36	Е	I/O update				Action:	I/O update				80
0x0E37	Е	Operational controls				Data:	14 bytes				0D
0x0E38	Е	1				Addre	ss 0x0A00				0A
0x0E39	Е	1									00
0x0E3A	Е	Calibrate APLL				Action: calib	rate output P	LL			A0
0x0E3B	E	I/O update				Action:	I/O update				80
0x0E3C	E	End of data					end of data				FF

REGISTER MAP BIT DESCRIPTIONS

SERIAL PORT CONFIGURATION (REGISTER 0X0000 TO REGISTER 0X0005)

Table 36. Serial Configuration (Note that Register 0x0000 Contents Are Not Stored to EEPROM)

Address	Bits	Bit Name	Description
0x0000	[7]	SDO enable	Enables SPI port SDO pin.
			1 = 4-wire (SDO pin enabled).
			0 (default) = 3-wire.
	[6]	LSB first/increment	Bit order for SPI port.
		address	1 = least significant bit and byte first.
			Register addresses are automatically incremented in multibyte transfers.
			0 (default) = most significant bit and byte first.
			Register addresses are automatically deccremented in multibyte transfers.
	[5]	Soft reset	Device reset (invokes an EEPROM download or pin program ROM download if EEPROM or pin program is enabled. See the EEPROM and Pin Configuration and Function Descriptions for details.
	[4:0]	Reserved	Reserved.

Table 37. Readback Control

Address	Bits	Bit Name	Description
0x0004	[7:1]	Reserved	Reserved
	[0]	Read buffer register	For buffered registers, serial port read-back reads from actual (active) registers instead of the buffer. 1 = reads buffered values that take effect on next assertion of I/O update 0 (default) = reads values currently applied to the device's internal logic

Table 38. Soft I/O Update

Address	Bits	Bit Name	Description
0x0005	[7:1]	Reserved	Reserved
	[0]	I/O update	Writing a 1 to this bit transfers the data in the serial I/O buffer registers to the device's internal control registers. This is an auto-clearing bit.

Table 39. User Scratchpad

Address	Bits	Bit Name	Description
0x0006	[7:0]	User scratchpad[7:0]	User programmable EEPROM ID registers. These registers enable the user to write a
0x0007	[7:0]	User scratchpad[15:8]	unique code of their choosing to keep track of revisions to the EEPROM register loading. It has no effect on part operation. 0 = default

CLOCK PART SERIAL ID (REGISTER 0X000C TO REGISTER 0X000D)

Table 40. Clock Part Family ID

Address	Bits	Bit Name	Description
0x000C	[7:0]	Clock part family ID [7:0]	The value in this read-only register and Register 0x000D uniquely identify the AD9557. Default = 0000 for the AD9557.
0x000D	[7:0]	Clock part family ID [15:8]	Reserved. Default = 0000 for the AD9557.

SYSTEM CLOCK (REGISTER 0X0100 TO REGISTER 0X0108)

Table 41. System Clock PLL Feedback Divider (N3 Divider)

Address	Bits	Bit Name	Description
0x0100	[7:0]	System clock N divider	System clock PLL feedback divider value: $4 \le N \le 255$ (default = 0x08).

Table 42. SYSCLK Configuration

Address	Bits	Bit Name	Description
0x0101	[7:5]	Reserved	Reserved.
	[4]	Load from ROM (reserved)	This reserved bit has no function. 0 (default) = power-on default and ROM not loaded. 1 = ROM values are loaded into the register space.
	[3]	SYSCLK XTAL enable	Enables the crystal maintaining amplifier for the system clock input. 1 (default) = crystal mode (crystal maintaining amplifier enabled). 0 = external XO or other system clock source.
	[2:1]	SYSCLK P divider	System clock input divider. 00 (default) = 1. 01 = 2. 10 = 4. 11 = 8.
	[0]	SYSCLK doubler enable	Enable clock doubler on system clock input to reduce noise. 0 = disable. 1 (default) = enable.

Table 43. Nominal System Clock Period

Address	Bits	Bit Name	Description
0x0103	[7:0]	Nominal system clock period (fs)	System clock period bits[7:0] Default = 0x0E
0x0104	[7:0]		System clock period bits[15:8] Default = 0x67
0x0105	[7:5]	Reserved	Reserved.
	[4:0]	Nominal system clock period (fs)	System clock period bits[20:16] Default = 0x13

Table 44. System Clock Stability Period

Address	Bits	Bit Name	Description
0x0106	[7:0]	System clock stability period (ms)	System clock period bits[7:0] Default: 0x32 (0x000032 = 50 ms)
0x0107	[7:0]		System clock period bits[15:8] Default: 0x00
0x0108	[7:5]	Reserved	Reserved.
	[4]	Reset SYSCLK stability timer	This auto-clearing bit resets the system clock stability timer
	[3:0]	System clock stability period	System clock period bits[19:16] Default: 0x00

GENERAL CONFIGURATION (REGISTER 0X0200 TO REGISTER 0X0214)

Register 0x0200 to Register 0x0209—Multifunction Pin Control (M0 to M3) and IRQ Pin Control

Note that the default setting for the M0 to M3 multifunction pins and IRQ is as 3 logic level input. M3 to M0 are reserved inputs due to 0x0200[0] = 0 (default); once 0x0200[0] = 1 and M0 to M5

Table 45. Multifunction Pins (M0 to M3) Control

Address	Bits	Bit Name	Description
0x0200	[7:1]	Reserved	
	[0]	Enable M pins and IRQ pin function	0 (default) = disable the function of M pins and IRQ pin control register (Address 0x0201 to Address 0x0209), and M pins and IRQ pin are in 3 logic level input state. 1 = M pins and IRQ pin are out of 3 logic level input state and enable the function of M pins and IRQ pin control register (Address 0x0201 to Address 0x0209)
0x0201	[7]	M0 output/input	In/out control for M0 pin
			0 = input (2 logic level control pin)
			1 (default) = output (2 logic level status pin)
	[6:0]	Function	Default = 0xB0 = REFA valid
0x0202	[7]	M1 output/input	In/out control for M1 pin (same as M0)
	[6:0]	Function	Default = 0xB1 = REFB valid
0x0203	[7]	M2 output/input	In/out control for M2 pin (same as M0)
	[6:0]	Function	Default = 0xC0 = REFA active
0x0204	[7]	M3 output/input	In/out control for M3 pin (same as M0)
	[6:0]	Function	Default = 0xC1 = REFB active
0x0205	[7:0]	Reserved	Reserved
0x0206	[7:0]	Reserved	Reserved
0x0207	[7:0]	Reserved	Reserved
0x0208	[7:0]	Reserved	Reserved

Table 46. IRQ Pin Output Mode

Address	Bits	Bit Name	Description
0x0209	[7:5]	Reserved	Reserved.
	[4:3]	Status signal at IRQ pin[1:0]	This selection is valid only when Address 0x0209[2] = 1 00 = DPLL phase locked 01 = DPLL frequency locked 10 = system clock PLL locked 11 (default) = (DPLL phase locked) AND (system clock PLL locked) AND (APLL locked)
	[2]	Use IRQ pin for status signal	0 = IRQ pin is used to monitor IRQ event 1 (default) = make IRQ pin to monitor internal status signals
	[1:0]	IRQ pin driver type[1:0]	Select the output mode of the IRQ pin 00 = NMOS, open drain (requires an external pull-up resistor) 01 = PMOS, open drain (requires an external pull-down resistor) 10 = CMOS, active high 11 (default) = CMOS, active low

IRQ MASK (REGISTER 0X020A TO REGISTER 0X020F)

The IRQ mask register bits form a one-to-one correspondence with the bits of the IRQ monitor register (0x0D02 to 0x0D09). When set to logic 1, the IRQ mask bits enable the corresponding IRQ Monitor bits to indicate an IRQ event. The default for all IRQ Mask bits is logic 0, which prevents the IRQ monitor from detecting any internal interrupts.

Table 47. IRQ Mask for SYSCLK

Address	Bits	Bit Name	Description
0x020A	[7:6]	Reserved	Reserved
	[5]	SYSCLK unlocked	Enables IRQ for indicating a SYSCLK PLL state transition from locked to unlocked
	[4]	SYSCLK locked	Enables IRQ for indicating a SYSCLK PLL state transition from unlocked to locked
	[3]	APLL unlocked	Enables IRQ for indicating a APLL state transition from locked to unlocked
	[2]	APLL locked	Enables IRQ for indicating a APLL state transition from unlocked to locked
	[1]	APLL cal complete	Enables IRQ for indicating that APLL (LCVCO) calibration has completed
	[0]	APLL cal started	Enables IRQ for indicating that APLL (LCVCO) calibration has begun

Table 48. IRQ Mask for Distribution Sync, Watchdog Timer, and EEPROM

Address	Bits	Bit Name	Description
0x020B	[7:5]	Reserved	Reserved
	[4]	Pin program end	Enables IRQ for indicating successful completion of an pin program ROM load
	[3]	Sync distribution	Enables IRQ for indicating a distribution sync event
	[2]	Watchdog timer	Enables IRQ for indicating expiration of the watchdog timer
	[1]	EEPROM fault	Enables IRQ for indicating a fault during an EEPROM load or save operation
	[0]	EEPROM complete	Enables IRQ for indicating successful completion of an EEPROM load or save operation

Table 49. IRQ Mask for the Digital PLL

Address	Bits	Bit Name	Description
0x020C	[7]	Switching	Enables IRQ for indicating that the DPLL is switching to a new reference
	[6]	Closed	Enables IRQ for indicating that the DPLL has entered closed-loop operation
	[5]	Freerun	Enables IRQ for indicating that the DPLL has entered free-run mode
	[4]	Holdover	Enables IRQ for indicating that the DPLL has entered holdover mode
	[3]	Frequency unlocked	Enables IRQ for indicating that the DPLL lost frequency lock
	[2]	Frequency locked	Enables IRQ for indicating that the DPLL has acquired frequency lock
	[1]	Phase unlocked	Enables IRQ for indicating that the DPLL lost phase lock
	[0]	Phase locked	Enables IRQ for indicating that the DPLL has acquired phase lock

Table 50. IRQ Mask for History Update, Frequency Limit and Phase Slew Limit

Address	Bits	Bit Name	Description
0x020D	[7:5]	Reserved	Reserved
	[4]	History updated	Enables IRQ for indicating the occurrence of a tuning word history update
	[3]	Frequency unclamped	Enables IRQ for indicating a frequency limit state transition from clamped to unclamped
	[2]	Frequency clamped	Enables IRQ for indicating a state transition of the frequency limiter from unclamped to clamped
	[1]	Phase slew unlimited	Enables IRQ for indicating a state transition of the phase slew limiter from slew limiting to not slew limiting
	[0]	Phase slew limited	Enables IRQ for indicating a state transition of the phase slew limiter from not slew limiting to slew limiting

Table 51. IRQ Mask for Reference Inputs

Address	Bits	Bit Name	Description
0x020E	[7]	Reserved	
	[6]	REFB validated	Enables IRQ for indicating that REFB has been validated
	[5]	REFB fault cleared	Enables IRQ for indicating that REFB has been cleared of a previous fault
	[4]	REFB fault	Enables IRQ for indicating that REFB has been faulted
	[3]	Reserved	
	[2]	REFA validated	Enables IRQ for indicating that REFA has been validated
	[1]	REFA fault cleared	Enables IRQ for indicating that REFA has been cleared of a previous fault
	[0]	REFA fault	Enables IRQ for indicating that REFA has been faulted
0x020F	[7:0]	Reserved	

Table 52. Watchdog Timer 11

Address	Bits	Bit Name	Description
0x0211	[7:0]	Watchdog timer	Watchdog timer bits[7:0] Default: 0x00
0x0212	[7:0]	(ms)	Watchdog timer bits[15:8] Default: 0x00

¹Note that the watchdog timer is expressed in units of milliseconds (ms). The default value is 0 (disabled).

DPLL CONFIGURATION (REGISTER 0X0300 TO REGISTER 0X032E)

Table 53. Free-Run Frequency Tuning Word¹

Address	Bits	Bit Name	Description
0x0300	[7:0]	30-bit free running frequency tuning word	Free running frequency tuning word bits[7:0]; default: 0x11
0x0301	[7:0]		Free running frequency tuning word bits[15:8]; default: 0x15
0x0302	[7:0]		Free running frequency tuning word bits[23:9]; default: 0x64
0x0303	[7:6]	Reserved	
	[5:0]	30-bit free running frequency word	Free running frequency tuning word bits[29:24]: default: 0x1B

 $^{^{1}}$ Note that the default free running tuning word is 0x1B641511, which is used for 8 KHz/19.44 MHz = 622.08 MHz translation.

Table 54. Digital Oscillator Control

Address	Bits	Bit Name	Description
0x0304	[7:6]	Reserved	Reserved
	[5]	SDM 4-level output	0 (default) = SDM 3-level output mode
			1 = enable SDM 4-level output mode
	[4:1]	Digital oscillator	0000 to 0100 = invalid
		SDM integer part	0100 = divide-by-4
			1000 = divide-by-8 (default)
			1100 = divide-by-12
			0101 = invalid
			1001 = divide-by-9
			1101 = divide-by-13
			0110 = divide-by-6
			1010 = divide-by-10
			1110 = divide-by-14
			0111 = divide-by-7
			1011 = divide-by-11
			1111 = divide-by-15
	[0]	Reset SDM	1 = reset SDM
			0 (default) = normal operation

Table 55. DPLL Frequency Clamp

Address	Bits	Bit Name	Description	
0x0306	[7:0]	Lower limit of pull-in range (expressed as a 20-bit frequency tuning word)	Lower limit pull-in range bits[7:0] Default: 0x51	
0x0307	[7:0]		Lower limit pull-in range bits[15:8] Default: 0xB8	
0x0308	[7:4]	Reserved	Default: 0x0	
	[3:0]	Lower limit of pull-in range	Lower limit pull-in range bits[19:16]; Default: 0x2	
0x0309	[7:0]	Upper limit of pull-in range (expressed as a 20-bit frequency tuning word)	Upper limit pull-in range bits[7:0] Default: 0x3E	
0x030A	[7:0]		Upper limit pull-in range bits[15:8] Default: 0x0A	
0x030B	[7:4]	Reserved	Default: 0x0	
	[3:0]	Upper limit of pull-in range	Upper limit pull-in range bits[19:16] Default: 0xB	

Table 56. Fixed Closed Loop Phase Lock Offset

Address	Bits	Bit Name	Description
0x030C	[7:0]	Fixed phase lock offset (signed; ps)	Fixed phase lock offset bits[7:0] Default: 0x00
0x030D	[7:0]		Fixed phase lock offset bits[15:8] Default 0x00
0x030E	[7:0]		Fixed phase lock offset bits[23:16] Default: 0x00
0x030F	[7:6]	Reserved	Reserved; default: 0x0
	[5:0]	Fixed phase lock offset (signed; ps)	Fixed phase lock offset bits[29:24] Default: 0x00

Table 57. Incremental Closed-Loop Phase Lock Offset Step Size¹

Address	Bits	Bit Name	Description
0x0310	[7:0]	Incremental phase lock offset step size	Incremental phase lock offset step size bits[7:0]. Default: 0x00.
		(ps)	This controls the static phase offset of the DPLL while it is locked.
0x0311	[7:0]		Incremental phase lock offset step size bits[15:8] Default: 0x00. This controls the static phase offset of the DPLL while it is locked.

 $^{^{1}}$ Note that the default incremental closed loop phase lock offset step size value is 0x0000 = 0 (0 ns).

Table 58. Phase Slew Rate Limit

Address	Bits	Bit Name	Description
0x0312	[7:0]	Phase slew rate limit (μs/sec)	Phase slew rate limit bits[7:0]. Default: 0x00. This register controls the maximum allowable phase slewing during transients and reference switching. The default phase slew rate limit is 0, or disabled. Minimum useful value is 310 µs/sec.
0x0313	[7:0]		Phase slew rate limit bits[15:8] Default = 0x00

Table 59. History Accumulation Timer

Address	Bits	Bit Name	Description
0x0314	[7:0]	History accumulation timer (expressed in units of milliseconds)	History accumulation timer bits[7:0]. Default: 0x0A. For Register 0x0314 and Register 0x0315, 0x000A equals 10 ms. Maximum is 65 seconds. This register controls the amount of tuning word averaging used to determine the tuning word used in holdover. Never program a timer value of zero. The default value is 0x000A = 10 (10 ms).
0x0315	[7:0]		History accumulation timer bits[15:8]. Default: 0x00.

Table 60. History Mode

Address	Bits	Bit Name	Description
0x0316	[7:5]	Reserved	Reserved.
	[4]	Single sample fallback	Controls holdover history. If tuning word history is not available for the reference that was active just prior to holdover, then:
			0 (default) = use the free running frequency tuning word register value. 1 = use the last tuning word from the DPLL.
	[3]	Persistent history	Controls holdover history initialization. When switching to a new reference:
	[5]	reisistent history	0 (default) = clear the tuning word history.
			1 = retain the previous tuning word history.
	[2:0]	Incremental average	History mode value from 0 to 7 (default = 0)
			When set to non-zero, causes the first history accumulation to update prior to the
			first complete averaging period. After the first full interval, updates occur only at
			the full period.
			0 (default) = update only after the full interval has elapsed. 1 = update at 1/2 the full interval.
			2 = update at 1/2 the full interval.
			3 = update at 1/4 and 1/2 of the full interval.
			3 – apaate at 176, 174, and 172 of the full interval.
			7 = update at 1/256, 1/128, 1/64, 1/32, 1/16, 1/8, 1/4, and 1/2 of the full interval.

Table 61. Base Digital Loop Filter with High Phase Margin (PM = 88.5, BW = 0.1 Hz, Third Pole Frequency = 10 Hz, N1 = 1)¹

Address	Bits	Bit Name	Description
0x0317	[7:0]	HPM Alpha-0 linear	Alpha-0 coefficient linear bits[7:0]. Default = 0x8C
0x0318	[7:0]		Alpha-0 coefficient linear bits[15:8]
0x0319	[7]	Reserved	Reserved
	[6:0]	HPM Alpha-1 exponent	Alpha-1 coefficient exponent bits[6:0]
0x031A	[7:0]	HPM Beta-0 linear	Beta-0 coefficient linear bits[7:0]
0x031B	[7:0]		Beta-0 coefficient linear bits[15:8]
0x031C	[7]	Reserved	Reserved
	[6:0]	HPM Beta-1 exponent	Beta-1 coefficient exponent bits[6:0]
0x031D	[7:0]	HPM Gamma-0 linear	Gamma-0 coefficient linear bits[7:0]
0x031E	[7:0]		Gamma-0 coefficient linear bits[15:8]
0x031F	[7]	Reserved	Reserved
	[6:0]	HPM Gamma-1 exponent	Gamma-1 coefficient exponent bits[6:0]
0x0320	[7:0]	HPM Delta-0 linear	Delta-0 coefficient linear bits[7:0]
0x0321	[7:0]		Delta-0 coefficient linear bits[15:8]
0x0322	[7]	Reserved	Reserved
	[6:0]	HPM Delta-1 exponent	Delta-1 coefficient exponent bits[6:0]

¹Note that the base digital loop filter coefficients $(\alpha, \beta, \gamma, \text{ and } \delta)$ have the general form: x(2y), where x is the linear component and y the exponential component of the coefficient. The value of the linear component (x) constitutes a fraction, where 0 ≤ x ≤ 1. The exponential component (y) is an signed integer.

Table 62. Base Digital Loop Filter with Normal Phase Margin (PM = 50, BW = 0.1 Hz, 3rd Plot Frequency = 1 Hz, N1 = 1)¹

Address	Bits	Bit Name	Description	
0x0323	[7:0]	NPM Alpha-0 linear	Alpha-0 coefficient linear bits [7:0]	
0x0324	[7:0]		Alpha-0 coefficient linear bits [15:8]	
0x0325	[7]	Reserved		
	[6:0]	NPM Alpha-1 exponent	Alpha-1 coefficient exponent bits [6:0]	
0x0326	[7:0]	NPM Beta-0 linear	Beta-0 coefficient linear bits [7:0]	
0x0327	[7:0]		Beta-0 coefficient linear bits [15:8]	
0x0328	[7]	Reserved		
	[6:0]	NPM Beta-1 exponent	Beta-1 coefficient exponent bits [6:0]	
0x0329	[7:0]	NPM Gamma-0 linear	Gamma-0 coefficient linear bits [7:0]	
0x032A	[7:0]		Gamma-0 coefficient linear bits [15:8]	
0x032B	[7]	Reserved		
	[6:0]	NPM Gamma -1 exponent	Gamma-1 coefficient exponent bits [6:0]	
0x032C	[7:0]	NPM Delta-0 linear	Delta-0 coefficient linear bits [7:0]	
0x032D	[7:0]		Delta-0 coefficient linear bits [15:8]	
0x032E	[7]	Reserved		
	[6:0]	NPM Delta-1 exponent	Delta-1 coefficient exponent bits [6:0]	

¹Note that the digital loop filter base coefficients $(\alpha, \beta, \gamma, \text{and } \delta)$ have the general form: $x(2^y)$, where x is the linear component and y the exponential component of the coefficient. The value of the linear component (x) constitutes a fraction, where $0 \le x \le 1$. The exponential component (y) is a signed integer.

OUTPUT PLL CONFIGURATION (REGISTER 0X0400 TO REGISTER 0X0408)

Table 63. Output PLL Setting¹

Address	Bits	Bit Name	Description			
0x0400	[7:0]	Output PLL (APLL)	LSB = 3.5 μA			
		charge pump	$00000001b = 1 \times LSB; 000$			= 255 × LSB
			Default = $0x6A = 106 = 37$	1 μA CP curre	nt	
			Recommended = $0x81 = 4$	51 μA CP curi	rent	
0x0401	[7:0]	APLL N divider	Division = 14 to 255			
			Default = 0x14 = divide-by	/-20		
0x0402	[7:0]	Reserved	Reserved; Default: 0x00			
0x0403 [7:6]	APLL loop filter	Pole 2 resistor Rp2 Default	: 0x12			
		control	Rp2	[7]		[6]
			500	0		0
			333	0		1
			250	1		0
			200	1		1
	[5:3]		Zero resistor, Rzero			
			Rzero	[5]	[4]	[3]
			1500 (recommended)	0	0	0
			1250	0	0	1
			1000 (default)	0	1	0
			930	0	1	1
			1250	1	0	0
			1000	1	0	1
			750	1	1	0
			680	1	1	1

Address	Bits	Bit Name	Description				
	[2:0]		Pole 1 Cp1				
			Cp1	[2]	[1]	[0]	
			0pF	0	0	0	
			20pF	0	0	1	
			80pF (default)	0	1	0	
			100pF	0	1	1	
			20pF	1	0	0	
			40pF	1	0	1	
			100pF	1	1	0	
			120pF (recommended)	1	1	1	
0x0404	[7:1]	Reserved	Default: 0x00				
	[0]	Bypass internal Rzero	0 (default) = use the internal Rzero resistor.				
			1 = bypass the internal Rzero resistor (makes Rzero = 0 and requires the use of a				
			series external zero resistor).				
0x0405	[7:6]	Reserved	Default: 00b				
	[5]	APLL VCO Vcal adjust	0 (default). Use dc tuning voltage from APLL VCO calibration.				
			1 = (recommended) offset the dc tuning voltage obtained from APLL VCO calibration. Setting this bit centers the dc tuning voltage to ensure operation over				
			temperature extremes.	centers the c	ic tuning voitage	to ensure operation over	
	[4]	Reserved	Default = 0b.				
	[3]	APLL locked	0 (default) = distribution is held in SYNC (static) until the output PLL locks. Then it is				
	[5]	controlled sync	automatically released fro				
			1 = override the output PL		•		
			from SYNC.				
	[2:1]	Reserved	Default: 00b				
	[0]	Manual APLL	1 = initiates VCO calibration (Calibration occurs on low-to-high transition).				
		VCO calibration	0 (default) = does nothing				
			This bit is not auto-clearing	ıg.			

¹Note that the default APLL Loop BW is 180 KHz.

Table 64. Reserved

Address	Bits	Bit Name	Description
0x0406	[7:0]	Reserved	Default = 0x00

Table 65. RF Divider Setting

Address	Bits	Bit Name	Description
0x0407	[7:4]	RF Divider 2 division	0000/0001 = 3
			0010 = 4
			0011 = 5
			0100 = 6 (default)
			0101 = 7
			0110 = 8
			0111 = 9
			1000 = 10
			1001 = 11
	[3:0]	RF Divider 1 division	0000/0001 = 3
			0010 = 4
			0011 = 5
			0100 = 6 (default)
			0101 = 7
			0110 = 8
			0111 = 9
			1000 = 10
			1001 = 11

Address	Bits	Bit Name	Description
0x0408	[7:5]	Reserved	Reserved. Default: 000b
	[4]	RF divider start-up mode	0 (default) = RF dividers are held in power down until the APLL feedback divider is detected. This ensures proper RF divider operation exiting full power-down. 1 = RF dividers are not held in power down until the APLL feedback divider is detected.
	[3:2]	Reserved	Reserved. Default: 00b
	[1]	PD RF Divider 2	0 = enable RF Divider 2. 1 (default)=power down RF Divider 2.
	[0]	PD RF Divider 1	0 (default) = enable RF Divider 1. 1 = power down RF Divider 1.

OUTPUT CLOCK DISTRIBUTION (REGISTER 0X0500 TO REGISTER 0X0509)

Table 66. Distribution Output Synchronization Settings

Address	Bits	Bit Name	Description
0x0500	[7:6]	Reserved	Reserved; Default: 00b
	[5]	Mask Channel 1 sync	Mask the synchronous reset to the Channel 1 divider
			0 (default) = unmasked
			1 = masked
	[4]	Mask Channel 0 sync	Mask the synchronous reset to the Channel 0 divider
			0 (default) = unmasked
			1 = masked
	[3]	Reserved	Reserved: Default: 0b
	[2]	Sync source selection	Select the sync source for the clock distribution output channels
			0 (default) = direct
			1 = active reference
	[1:0]	Automatic sync mode	Autosync mode
			00 = disabled
			01 = sync on DPLL frequency lock
			10 (default) = sync on DPLL phase lock
			11 = reserved

Table 67. Distribution OUT0 Setting

Address	Bits	Bit Name	Description
0x0501	[7]	Enable 3.3 V CMOS	0 (default) = disable 3.3 V CMOS driver, and OUT0 logic is controlled by 0x0501[6:4]
		driver	1 = enable 3.3 V CMOS driver as operating mode of OUT0.
			This bit should be enabled only if Bits[6:4] are in CMOS mode.
	[6:4]	OUT0 format	The control is valid when Address 0x0501[7] or 1.
			Select the operating mode of OUT0.
			000 = PD, tristate.
			001 (default) = CMOS HSTL.
			010 = LVDS.
			011 = reserved.
			100 = CMOS, both outputs active.
			101 = CMOS, P output active, N output power-down.
			110 = CMOS, N output active, P output power-down.
			111 = reserved.
	[3:2]	OUT0 polarity	Control the OUT0 polarity.
			00 (default) = positive, negative.
			01 = positive, positive.
			10 = negative, positive.
			11 = negative, nevative.

Address	Bits	Bit Name	Description
	[1]	OUT0 drive strength	Controls the output drive capability of OUT0. 0 (default) = CMOS: low drive strength; LVDS: 3.5 mA nominal. 1 = CMOS: normal drive strength; LVDS: 4.5 mA nominal (LVDS boost mode). Note that this is only in 3.3 V CMOS mode for CMOS strength. 1.8 V CMOS has only the low drive strength.
	[0]	Enable OUT0	Enable/disable (1/0) OUT0 driver (default is disabled).

Table 68. Distribution Channel 0 Divider Setting

Address	Bits	Bit Name	Description
0x0502	[7:0]	Channel 0 divider	10-bit channel divider bits[7:0] (LSB).
			Division equals channel divider bits[9:0] + 1.
			([9:0] = 0 is divide-by-1, [9:0] = 1 is divide-by-2[9:0] = 1023 is divide-by-1024)
0x0503	[7:4]	Reserved	Reserved
	[3]	Channel 0 PD	0 (default) = normal operation.
			1 = power down Channel 0.
	[2]	Select RF divider for	1 = select RF Divider 2 as prescaler for Channel 0 divider.
		Channel 2	0 (default) =select RF Divider 1 as prescaler for Channel 0 divider.
	[1:0]	Channel 0 divider	10-bit channel divider bits[9:8] (MSB) [1:0].
0x0504	[7:6]	Reserved	Reserved. Default: 00b
	[5:0]	Channel 0 divider phase	Divider initial phase after sync relative to the divider input clock (from the RF divider output). LSB is ½ of a period of the divider input clock. Default: 00000b Phase = 0 is no phase offset. Phase = 1 is ½ a period offset.

Table 69. Distribution OUT1 Setting

Address	Bits	Bit Name	Description
0x0505	[7]	Reserved	Reserved; Default: 0b
	[6:4]	OUT1 format	Select the operating mode of OUT1
			000 = PD, tristate
			001 = CMOS HSTL
			010 = LVDS
			011 = reserved
			100 = CMOS, both outputs active
			101 = CMOS, P output active, N output power-down
			110 = CMOS, N output active, P output power-down
			111 = reserved
	[3:2]	OUT1 polarity	These bits configure the OUT1 polarity in CMOS mode and are active in CMOS
			mode only
			00 (default) = positive, negative
			01 = positive, positive
			10 = negative, positive
			11 = negative, negative
	[1]	OUT1 drive strength	Controls the output drive capability of OUT1
			0 (default) = LVDS: 3.5 mA nominal
			1 = LVDS: 4.5 mA nominal (LVDS boost mode)
			No CMOS control because OUT1 is 1.8 V CMOS only
	[0]	Enable OUT1	Setting this bit enables the OUT1 driver (default is disabled)
0x0506	[7:0]	Reserved	Reserved.

Table 70. Distribution Channel 1 Divider Setting

Address	Bits	Bit Name	Description
0x0507	[7:0]	Channel 1 divider	The same control for Channel 1 divider as Register 0x0502 for Channel 0 divider
0x0508	[7:0]	Channel 1 divider	The same control for Channel 1 divider as Register 0x0503 for Channel 0 divider
0x0509	[7:0]	Channel 1 divider	The same control for Channel 1 divider as Register 0x0504 for Channel 0 divider

REFERENCE INPUTS (REGISTER 0X0600 TO REGISTER 0X0602)

Table 71. Reference Power-Down¹

Address	Bits	Bit Name	Description
0x0600	[7:2]	Reserved	Default: 000000b
	[1]	REFB power-down	Power down REFB input receiver 0 (default) = not powered down
			1 = powered down
	[0]	REFA power-down	Power down REFA input receiver 0 (default) = not powered down 1 = powered down

¹When all bits are set, the reference receiver section enters a deep sleep mode.

Table 72. Reference Logic Family

Address	Bit	Bit Name	Description
0x0601	[7:4]	Reserved	Reserved; default: 0x0
	[3:2]	REFB logic type	Select logic family for REFB input receiver; only REFB_P is used in CMOS mode
			00 (default) = differential
			01 = 1.2 V to 1.5 V CMOS
			10 = 1.8 V to 2.5 V CMOS
			11 = 3.0 V to 3.3 V CMOS
	[1:0]	REFA logic type	Same as Register 0x0601[3:2] for REFA

Table 73. Reference Priority Setting

Address	Bit	Bit Name	Description
0x0602	[7:4]	Reserved	Reserved; default: 0x0
	[3:2]	REFB priority	User assigned priority level (0 to 3) of the reference associated with REFB, which ranks that reference relative to the others 00 (default) = 0 01 = 1 10 = 2 11 = 3
	[1:0]	REFA priority	Same as Register 0x0602[3:2] for REFB

DPLL PROFILE REGISTERS (REGISTER 0X0700 TO REGISTER 0X0766)

Note that the default value of the REFA profile is as follows: input frequency = 19.44 MHz, output frequency = 622.08 MHz/155.52 MHz, loop BW = 400 Hz, normal phase margin, inner tolerance = 5%, and outer tolerance = 10%.

The default value of REFB profile is as follows: input frequency = 8 kHz, output frequency = 622.08 MHz/155.52 MHz, loop BW = 100 Hz, normal phase margin, inner tolerance = 5%, and outer tolerance = 10%.

Register 0x0700 to Register 0x0726—REFA Profile

Table 74. Reference Period—REFA Profile

Address	Bit	Bit Name	Description
0x0700	[7:0]	Nominal reference	Nominal reference period bits[7:0] (default: 0xC9)
0x0701	[7:0]	period (fs)	Nominal reference period bits[15:8] (default: 0xEA)
0x0702	[7:0]		Nominal reference period bits[23:16] (default: 0x10)
0x0703	[7:0]		Nominal reference period bits[31:24] (default: 0x03)
0x0704	[7:0]		Nominal reference period bits[39:32] (default: 0x00)
			Default for Register 0x0700 to Register 0x0704 = 0x000310EAC9 = 51.44 ns (1/19.44 MHz)

Table 75. Tolerance—REFA Profile

Address	Bit	Bit Name	Description
0x0705	[7:0]	Inner tolerance	Input reference frequency monitor inner tolerance bits [7:0] (default: 0x14)
0x0706	[7:0]		Input reference frequency monitor inner tolerance bit [15:8] (default: 0x00)
0x0707	[7:4]	Reserved	Default: 0x0
	[3:0]	Inner tolerance	Input reference frequency monitor inner tolerance bits[19:16] Default for Register 0x0705 to Register 0x707 = 0x000014 = 20 (5% or 50,000 ppm) The Stratum 3 clock requires inner tolerance of ± 9.2 ppm and outer tolerance of ± 12 ppm; an SMC clock requires an outer tolerance of ± 48 ppm The allowable range for the inner tolerance is 0x00A (10%) to 0x8FF ([2 ppm).
0x0708	[7:0]	Outer tolerance	Input reference frequency monitor outer tolerance bits [7:0] (default: 0x0A)
0x0709	[7:0]		Input reference frequency monitor outer tolerance bits[15:8] (default: 0x00)
0x070A	[7:4]	Reserved	
	[3:0]	Outer tolerance	Input reference frequency monitor outer tolerance bits[19:16] Default for Register 0x0708 to Register 0x70A = 0x00000A = 10 (10% or 100,000 ppm) The Stratum 3 clock requires an inner tolerance of \pm 9.2 ppm and outer tolerance of \pm 12 ppm; an SMC clock requires outer tolerance of \pm 48 ppm.

Table 76. Validation Timer—REFA Profile

Address	Bit	Bit Name	Description
0x070B	[7:0]	Validation timer (ms)	Validation timer bits[7:0] (default: 0x0A) This is the amount of time a reference input must be valid before it is declared valid by the reference input monitor; (default: 10 ms).
0x070C	[7:0]		Validation timer bits[15:8] (default: 0x00)

Table 77. Reserved Register

Address	Bit	Bit Name	Description
0x070D	[7:0]	Reserved	Default: 0x00

Table 78. DPLL Base Loop Filter Selection—REFA Profile

Address	Bit	Bit Name	Description
0x070E	[7:1]	Reserved	Default: 0x00.
	[0]	Base loop filter selection	0 = base loop filter with normal (60 degree) phase margin (default). 1 = base loop filter with high phase margin. (≤0.1 dB peaking in the closed-loop transfer function for loop BWs ≤ 2 kHz. Setting this bit is also recommended for loop BW > 2kHz.)

Table 79. DPLL Loop BW Scaling Factor—REFA Profile¹

Address	Bit	Bit Name	Description
0x070F	[7:0]	DPLL loop BW scaling	Digital PLL loop bandwidth scaling factor, Bits[7:0] (default: 0xF4).
0x0710	[7:0]	factor (unit of 0.1 Hz)	Digital PLL loop bandwidth scaling factor, Bits[15:8] (default: 0x01).
			The default for Register 0x070F to Register 0x0710 = 0x01F4 = 500 (50 Hz loop BW. The loop bandwidth should always be less than the DPLL phase detector frequency divided by 20.
0x0711	[7:1]	Reserved	Default: 0x00.
	[0]	BW scaling factor	Digital PLL loop bandwidth scaling factor, Bit 16 (default: 0b).

 $^{^{\}rm 1}\text{Note}$ that the default DPLL Loop BW is 50.4 Hz.

Table 80. R Divider—REFA Profile

Address	Bit	Bit Name	Description
0x0712	[7:0]	R divider	DPLL integer reference divider (minus 1), Bits[7:0] (default: 0xC5)
0x0713	[7:0]		DPLL integer reference divider, Bits[15:8] (default: 0x00)
0x0714	[7:5]	Reserved	Default: 0x0
	[4]	Enable REFA div2	Enables the reference input divide-by-2 for REFA 0 = bypass the divide-by-2 (default) 1 = enable the divide-by-2
	[3:0]	R divider	DPLL integer reference divider, Bits[19:16] (default: $0x0$) The default for Register $0x0712$ to Register $0x0714 = 0x000C5 = 197$ (which equals $R = 198$)

Table 81. Integer Part of Fractional Feedback Divider N1—REFA Profile

Address	Bit	Bit Name	Description
0x0715	[7:0]	Integer Part N1 DPLL integer feedback divider (minus 1), Bits[7:0] (default: 0x6B)	
0x0716	[7:0]		DPLL integer feedback divider, Bits[15:8] (default: 0x07)
0x0717	[7:1]	Reserved	Default: 0x00
	[0]	Integer Part N1	DPLL integer feedback divider, Bit 17 (default: 0b)
			The default for Register 0x0715 to Register 0x717 = 0x0076B = (which equals N1 = 1900)

Table 82. Fractional Part of Fractional Feedback Divider Frac1—REFA Profile

Address	Bit	Bit Name	Description
0x0718	[7:0]	Digital PLL fractional	The numerator of the fractional-N feedback divider, Bits[7:0] (default: 0x04)
0x0719	[7:0]	feedback divider—	The numerator of the fractional-N feedback divider, Bits[15:8] (default: 0x00)
0x071A	[7:0]	Frac1	The numerator of the fractional-N feedback divider, Bits[23:18] (default: 0x00)

Table 83. Modulus of Fractional Feedback Divider Mod1—REFA Profile

Address	Bit	Bit Name	Description
0x071B	[7:0]	Digital PLL feedback	The denominator of the fractional-N feedback divider, Bits[7:0] (default: 0x05)
0x071C	[7:0]	divider modulus— Mod1	The denominator of the fractional-N feedback divider, Bits[15:8] (default: 0x00)
0x071D	[7:0]		The denominator of the fractional-N feedback divider, Bits[23:17] (default: 0x00)

Table 84. Lock Detectors—REFA Profile

Address	Bit	Bit Name	Description
0x071E	[7:0]	Phase lock threshold	Phase lock threshold bits[7:0] (default: 0xBC) Default of 0x02BC = 700 ps
0x071F	[7:0]		Phase lock threshold bits[15:8] (default: 0x02)
0x0720	[7:0]	Phase lock fill rate	Phase lock fill rate bits[7:0] (default:0x0A = 10 code/PFD cycle)
0x0721	[7:0]	Phase lock drain rate	Phase lock drain rate bits[7:0] (default: 0x0A=10 code/PFD cycle)
0x0722	[7:0]	Frequency lock	Frequency lock threshold bits[7:0] (default: 0xBC) Default of 0x02BC = 700 ps
0x0723	[7:0]	threshold	Frequency lock threshold bits[15:8] (default: 0x02)
0x0724	[7:0]		Frequency lock threshold bits[23:16] (default: 0x00)
0x0725	[7:0]	Frequency lock fill rate	Frequency lock fill rate bits[7:0] (default: 0x0A = 10 code/PFD cycle)
0x0726	[7:0]	Frequency lock drain rate	Frequency lock drain rate bits[7:0] (default: 0x0A = 10 code/PFD cycle)

Register 0x0740 to Register 0x0766—REFB Profile

The REFB profile registers, Register 0x0740 to Register 0x0766, are identical to the REFA profile registers, Register 0x0700 to Register 0x0726.

OPERATIONAL CONTROLS (REGISTER 0X0A00 TO REGISTER 0X0A0D)

Table 85. General Power-Down

Address	Bit	Bit Name	Description
0x0A00	[7]	Soft reset exclude regmap	Reset device but retain programmed register values (default is not reset)
	[6]	DCO power-down	Place DCO in deep sleep mode (default is not powered down)
	[5]	SYSCLK power-down	Places SYSCLK input and PLL in deep sleep mode (default is not powered down)
	[4]	Reference input power-down	Places reference clock inputs in deep sleep mode (default is not powered down)
	[3]	TDC power-down	Places the time-to-digital converter in deep sleep mode (default is not powered down)
	[2]	APLL power-down	Places the Output PLL in deep sleep mode (default is not powered down)
	[1]	Clock dist power- down	Places the clock distribution outputs in deep sleep mode (default is not powered down)
	[0]	Full power-down	Places the entire device in deep sleep mode (default is not powered down)

Table 86. Loop Mode

Address	Bit	Bit Name	Description	
0x0A01	[7]	Reserved		
	[6]	User holdover	Force the device into holdover mode (default is not	forced holdover).
			If a tuning word history is available, then the history	
			output frequency. Otherwise, the free running frequency.	uency tuning Word register specifies
			The phase and frequency lock detectors are forced	into the unlocked state
	[5]	User freerun	Force the device into free-run mode (default is not f	
	[3]	osci neciun	The free running frequency tuning word register sp	
			Note that when user freerun is set, it overrides user	
	[4:2]	REF switchover mode	Select the operating mode of the reference switching	ng state machine.
			Reference Switchover Mode Register [2:0] Register 0x0A01[4:2]	Reference Selection Mode
			000	Automatic revertive mode
			001	Automatic non revertive mode
			010	Automatic fall-back mode
			011	Manual holdover mode
			100	Full manual mode
			101	Not used
			110	Not used
			111	Not used
	[1:0]	User reference in	Input reference when user selection mode = 01, 10,	or 11
		manual switchover	0 (default) = Input Reference A	
		mode	1 = Input Reference B	

Table 87. Cal/Sync

Address	Bit	Bit Name	Description
0x0A02	[7:2]	Reserved	Default: 0x00
	[1]	Soft sync clock distribution	Setting this bit initiates synchronization of the clock distribution output (default = 0b).
			Non masked outputs stall when value is 1, restart is initialized on 1 to 0 transition.
	[0]	Reserved	Default: 0b.

Reset Functions Register 0x0A03

Table 88. Reset Functions

Address	Bit	Bit Name	Description
0x0A03	[7]	Reserved	Default: 0b.
(auto clear)	[6]	Clear LF	Setting this bit clears the digital loop filter (intended as a debug tool).
	[5]	Clear CCI	Setting this bit clears the CCI filter (intended as a debug tool).
	[4]	Reserved	Default: 0b.
	[3]	Clear auto sync	Setting this bit resets the automatic synchronization logic (see Register 0x0500).
	[2]	Clear TW history	Setting this bit resets the tuning word history logic (part of holdover functionality).
	[1]	Clear all IRQs	Setting this bit clears the entire IRQ Monitor register (Register 0x0D02 to Register 0x0D07). It is the equivalent of setting all the bits of the IRQ clearing register (Register 0x0A04 to 0x0A0D).
	[0]	Clear watchdog times	Setting this bit resets the watchdog timer (see Register 0x0210 and Register 0x0211). If the timer times out, it simply starts a new timing cycle. If the timer has not yet timed out, it restarts at time zero without causing a timeout event. Continuously resetting the watchdog timer at intervals less than its timeout period will prevent the watchdog timer from generating a timeout event.

IRQ Clearing Register 0x0A04 to Register 0x0A09

The IRQ clearing registers are identical in format to the IRQ monitor registers (Register 0x0D02 to Register 0x0D09). When set to Logic 1, an IRQ clearing bit resets the corresponding IRQ monitor bit, thereby canceling the interrupt request for the indicated event. The IRQ clearing register is an auto-clearing register.

Table 89. IRQ Clearing for SYSCLK

Address	Bit	Bit Name	Description
0x0A04	[7:6]	Reserved	Reserved
	[5]	SYSCLK unlocked	Clears SYSCLK unlocked IRQ
	[4]	SYSCLK locked	Clears SYSCLK locked IRQ
	[3]	APLL unlocked	Clears Output PLL unlocked IRQ
	[2]	APLL locked	Clears Output PLL locked IRQ
	[1]	APLL Cal ended	Clears APLL calibration complete IRQ
	[0]	APLL Cal started	Clears APLL calibration started IRQ

Table 90. IRQ Clearing for Distribution Sync, Watchdog Timer and EEPROM

Address	Bit	Bit Name	Description
0x0A05	[7:5]	Reserved	Reserved
	[4]	Pin program end	Clears pin program end IRQ
	[3]	Sync clock distribution	Clears distribution sync IRQ
	[2]	Watchdog timer	Clears watchdog timer IRQ
	[1]	EEPROM fault	Clears EEPROM fault IRQ
	[0]	EEPROM complete	Clears EEPROM complete IRQ

Table 91. IRQ Clearing for the Digital PLL

Address	Bit	Bit Name	Description
0x0A06	[7]	Switching	Clears switching IRQ
	[6]	Closed	Clears closed IRQ
	[5]	Freerun	Clears free-run IRQ
	[4]	Holdover	Clears holdover IRQ
	[3]	Frequency unlocked	Clears frequency unlocked IRQ
	[2]	Frequency locked	Clears frequency locked IRQ
	[1]	Phase unlocked	Clears phase unlocked IRQ
	[0]	Phase locked	Clears phase locked IRQ

Table 92. IRQ Clearing for History Update, Frequency Limit, and Phase Slew Limit

Address	Bit	Bit Name	Description
0x0A07	[7:5]	Reserved	Reserved
	[4]	History updated	Clears history updated IRQ
	[3]	Frequency unclamped	Clears frequency unclamped IRQ
	[2]	Frequency clamped	Clears frequency clamped IRQ
	[1]	Phase slew unlimited	Clears phase slew unlimited IRQ
	[0]	Phase slew limited	Clears phase slew limited IRQ

Table 93. IRQ Clearing for Reference Inputs

Address	Bit	Bit Name	Description
0x0A08	[7]	Reserved	Reserved
	[6]	REFB validated	Clears REFB validated IRQ
	[5]	REFB fault cleared	Clears REFB fault cleared IRQ
	[4]	REFB fault	Clears REFB fault IRQ
	[3]	Reserved	Reserved
	[2]	REFA validated	Clears REFA validated IRQ
	[1]	REFA fault cleared	Clears REFA fault cleared IRQ
	[0]	REFA fault	Clears REFA fault IRQ
0x0A09	[7:0]	Reserved	Reserved

Table 94. Incremental Phase Offset Control

Address	Bit	Bit Name	Description
0x0A0A	[7:3]	Reserved	Reserved
	[2]	Reset phase offset	Resets the incremental phase offset to zero. This is an auto-clearing bit.
	[1]	Decrement phase offset	Decrements the incremental phase offset by the amount specified in the Incremental phase lock offset step size register (Register 0x0312 to Register 0x0313). This is an auto-clearing bit.
	[0]	Increment phase offset	Increments the incremental phase offset by the amount specified in the Incremental phase lock offset step size register (Register 0x0312 to Register 0x0313). This is an auto-clearing bit.

Table 95. Manual Reference Validation

Address	Bit	Bit Name	Description
0x0A0B	[7:2]	Reserved	Reserved
	[1]	Force Timeout B	Setting this bit emulates timeout of the validation timer for Reference B.
			This is an auto-clearing bit.
	[0]	Force Timeout A	Setting this bit emulates timeout of the validation timer for Reference A.
			This is an auto-clearing bit.
0x0A0C	[7:2]	Reserved	Reserved
	[1]	Ref Mon Override B	Overrides the reference monitor REF FAULT signal for Reference B (default = 0).
	[0]	Ref Mon Override A	Overrides the reference monitor REF FAULT signal for Reference A (default = 0).
0x0A0D	[7:2]	Reserved	Reserved
	[1]	Ref Mon Bypass B	Bypasses the reference monitor for Reference B (default = 0).
	[0]	Ref Mon Bypass A	Bypasses the reference monitor for Reference A (default = 0).

QUICK IN-OUT FREQUENCY SOFT PIN CONFIGURATION

Table 96. Soft Pin Program Setting

Address	Bit	Bit Name	Desc	Description					
0x0C00	[7:1]	Reserved							
	[0]	Enable Soft Pin Section 1	0 (default) = disable the function of soft pin registers in Soft Pin Section 1 (Register 0x0C01 and Register 0x0C02).						
						of soft pin registers in Soft Pin Section 1 (Register 0x0C01 to Register 0x0C02) pin is low at startup and/or reset.			
			The r	egister in	Soft Pin S	Section 1 configures the part into one of 256 pre-configured input-to-output stored in the on-chip ROM.			
			The r	egisters ii	n Soft Pin	Section 1 (Register 0x0C00 to Register 0x0C02) are ignored when the nat power-up and/or reset (which means the hard pin program is enabled).			
0x0C01	[7:4]	Output frequency selection	Selec	t one of 1 lation and	6 predefi	ned output frequencies as ouptut freqeuncy of the desired frequency am the TW freerun, N2, Rfdiv, and M0 to M3 divider with the value stored in the			
	[3:0]	Input frequency selection	trans			ned input frequencies as the input frequency of the desired frequency am the Tref, Rdiv, N1, Frac1, and Mod1 in four REF profiles with the value stored			
0x0C02	[7:2]	Reserved	Rese	rved.					
	[1:0]	System clock PLL Ref selection	repro	gram the	system P	redefined system PLL references for the desired frequency translation and PLL configuration with the value stored in the ROM. User must write Register iting this to load values from ROM.			
				0x0C02	·[1:0]	Equivalent System Clock PLL Settings in Register 0x0100 to Register 0x101[3:0]			
				B1	ВО	12 bits			
			1	0	0	24.576 MHz XTAL, ×2 on, N = 16			
			2	0	1	49.152 MHz XTAL, \times 2 on, N = 8			
			3	1	0	24.576 MHz XO, \times 2 off, N = 32			
			4	1	1	49.152 MHz XO, ×2 off, N = 16			
0x0C03	[7:1]	Reserved	Reserved.						
	[0]	Enable Soft Pin Section 2							
				1 = enable the function of soft pin registers in Soft Pin Section 2 (Register 0x0C04 to Register 0x0when PINCONTROL pin is low					
0x0C04	[7:4]	Reserved	Rese	rved.					
	[3:2]	REFB frequency scale	00 (d	lefault) = (divide-by-	nput frequency (defined by Register 0x0C01[3:0]) for REFB. -1.			
			01 = divide-by-4.						
				divide-by					
			11 = divide-by-16. For example, if the selected input frequency is 622.08 MHz and Register 0x0C04[3:2] = 11, the new input frequency should be 622.08 MHz/16 = 38.8 MHz						
	[1:0]	REFA frequency			•	nput frequency (defined by Register 0x0C01[3:0]) for REFA.			
		scale	00 (default)=divide-by-1.						
				divide-by					
			10 =	divide-by	·-8.				
				divide-by	·-16.				
0x0C05	[7:4]	Reserved	Rese						
	[3:2]	Channel 1 output				ut frequency (defined by Register 0x0C01[7:4]) for the Channel Divider 1 output.			
		frequency scale		lefault) = (-1,			
				divide-by divide-by					
				divide-by					
	ļ	<u> </u>	11-	arvide-by	-10.				

Address	Bit	Bit Name	Description
	[1:0]	Channel 0 output frequency scale	Scale the selected output frequency (defined by Register 0x0C01[7:4]) for the Channel Divider 0 output. 00 (default) = divide-by-1.
		. ,	01 = divide-by-4.
			10 = divide-by-8.
			11 = divide-by-16.
0x0C06	[7:5]	Reserved	
	[4]	Sel High PM base	0 = base loop filter with normal (60 degree) phase margin (default).
		loop filter	1 = base loop filter with high phase margin.
			(< 0.1 dB peaking in closed-loop transfer function).
	[3:2]	DPLL loop BW	Scale the DPLL loop BW while in soft pin mode.
			00 (default) = 50 Hz.
			01 = 1 Hz.
			10= 10 Hz.
			11=100 Hz.
	[1:0]	Reference input	Scales the input frequency tolerance while in soft pin mode
		frequency	00 (default) = outer tolerance: 10%; inner tolerance: 8% (for general conditions)
		tolerance	01 = outer tolerance: 12 ppm; Inner tolerance: 9.6 ppm (for Stratum 3)
			10 = outer tolerance: 48 ppm; Inner tolerance : 38ppm (for SMC clock standard)
			11 = outer tolerance: 200 ppm; Inner tolerance: 160 ppm (for XTAL system clock)
0x0C07	[7:1]	Reserved	Reserved.
	[0]	Soft pin start transfer	Self-clear register; 0 = 1 initiates ROM download without resetting the part/register map, after ROM download is done, this register is reset.
0x0C08	[7:1]	Reserved	Reserved.
	[0]	Soft pin reset	Self-clear register; resets the part like soft reset except for reset the Register 0x0000, then initiates ROM download without resetting the part/register map, after ROM download is done, this register is pulled back to zero.

STATUS READBACK (REGISTER 0X0D00 TO REGISTER 0X0D10)

All bits in Register 0x0D00 to Register 0x0D19 are read-only.

Table 97. EEPROM Status

Address	Bits	Bit Name	Description
0x0D00	[7:4]	Reserved	Reserved.
	[3]	Pin program ROM load process	The control logic sets this bit when data is being read from the ROM.
	[2]	Fault detected	An error occurred while saving data to or loading data from the EEPROM.
	[1]	Load in progress	The control logic sets this bit while data is being read from the EEPROM.
	[0]	Save in progress	The control logic sets this bit while data is being written to the EEPROM.

Table 98. SYSCLK Status

Address	Bits	Bit Name	Description
0x0D01	[7]	Reserved	Reserved.
	[6]	SYSCLK_APLL_Lock	Indicate the status of the system clock PLL and APLL.
			0 = either of system clock PLL or APLL is unlocked.
			1 = both system clock PLL and APLL are locked.
	[5]	All PLLs locked	Indicate the status of the system clock PLL, APLL, and DPLL.
			0 = system clock PLL or APLL or DPLL is unlocked.
			1 = all three PLLs (system clock PLL, APLL, and DPLL) are locked.
	[4]	APLL VCO status	1 = Ok.
			0 = Off/clocks are missing.
	[3]	APLL Cal in process	The control logic holds this bit set while the amplitude calibration of the APLL VCO is in progress.
	[2]	APLL lock	Indicates the status of APLL.
			0 = unlocked.
			1 = locked.
	[1]	System clock stable	The control logic sets this bit when the device considers the system clock to be stable
			(see the System Clock Stability Timer section).
	[0]	SYSCLK lock detect	Indicates the status of the system clock PLL.
			0 = unlocked.
			1 = locked.

IRQ MONITOR (REGISTER 0X0D02 TO REGISTER 0X0D09)

If not masked via the IRQ mask registers (Register 0x0209 and Register 0x0209), the appropriate IRQ monitor bit is set to a Logic 1 when the indicated event occurs. These bits can be cleared only via the IRQ clearing registers (Register 0x0A04 to Register 0x0A08), the reset all IRQs bit (Register 0x0A03[1]), or a device reset.

Table 99. IRQ Monitor for SYSCLK

Address	Bits	Bit Name	Description
0x0D02	[7:6]	Reserved	Reserved.
	[5]	SYSCLK unlocked	Indicates a SYSCLK PLL state transition from locked to unlocked
	[4]	SYSCLK locked	Indicates a SYSCLK PLL state transition from unlocked to locked
	[3]	APLL unlocked	Indicates an output PLL state transition from locked to unlocked
	[2]	APLL locked	Indicates an output PLL state transition from unlocked to locked
	[1]	APLL cal ended	Indicates that APLL calibration is complete
	[0]	APLL cal started	Indicates that APLL in APLL calibration has begun

Table 100. IRQ Monitor for Distribution Sync, Watchdog Timer and EEPROM

Address	Bits	Bit Name	Description
0x0D03	[7:5]	Reserved	Reserved
	[4]	Pin program end	Indicates successful completion of a ROM load operation
	[3]	Output distribution	Indicates a distribution sync event
		sync	
	[2]	Watchdog timer	Indicates expiration of the watchdog timer
	[1]	EEPROM fault	Indicates a fault during an EEPROM load or save operation
	[0]	EEPROM complete	Indicates successful completion of an EEPROM load or save operation

Table 101. IRQ Monitor for the Digital PLL

Address	Bits	Bit Name	Description
0x0D04	[7]	Switching	Indicates that the DPLL is switching to a new reference
	[6]	Closed	Indicates that the DPLL has entered closed-loop operation
	[5]	Freerun	Indicates that the DPLL has entered free-run mode
	[4]	Holdover	Indicates that the DPLL has entered holdover mode
	[3]	Frequency unlocked	Indicates that the DPLL has lost frequency lock
	[2]	Frequency locked	Indicates that the DPLL has acquired frequency lock
	[1]	Phase unlocked	Indicates that the DPLL has lost phase lock
	[0]	Phase locked	Indicates that the DPLL has acquired phase lock

Table 102. IRQ Monitor for History Update, Frequency Limit and Phase Slew Limit

Address	Bits	Bit Name	Description
0x0D05	[7:5]	Reserved	Reserved
	[4]	History updated	Indicates the occurrence of a tuning word history update
	[3]	Frequency unclamped	Indicates a frequency limiter state transition from clamped to unclamped
	[2]	Frequency clamped	Indicates a frequency limiter state transition from unclamped to clamped
	[1]	Phase slew unlimited	Indicates a phase slew limiter state transition from slew limiting to not slew limiting
	[0]	Phase slew limited	Indicates a phase slew limiter state transition from not slew limiting to slew limiting

Table 103. IRQ Monitor for Reference Inputs

Address	Bits	Bit Name	Description
0x0D06	[7]	Reserved	Reserved
	[6]	REFB validated	Indicates that REFB has been validated
	[5]	REFB fault cleared	Indicates that REFB has been cleared of a previous fault
	[4]	REFB fault	Indicates that REFB has been faulted
	[3]	Reserved	Reserved
	[2]	REFA validated	Indicates that REFA has been validated
	[1]	REFA fault cleared	Indicates that REFA has been cleared of a previous fault
	[0]	REFA fault	Indicates that REFA has been faulted
0x0D07	[7:0]	Reserved	Reserved

Table 104. DPLL Status

Address	Bits	Bit Name	Description
0x0D08	[7]	Reserved	Reserved
	[6]	Offset slew limiting	The current closed-loop phase offset is rate limited
	[5]	Frequency lock	The DPLL has achieved frequency lock
	[4]	Phase lock	The DPLL has achieved phase lock
	[3]	Loop switching	The DPLL is in the process of a reference switchover
	[2]	Holdover	The DPLL is in holdover mode
	[1]	Active	The DPLL is active (that is, operating in a closed loop condition)
	[0]	Free running	The DPLL is free running (that is, operating in an open loop condition)
0x0D09	[7:6]	Reserved	Default: 0b
	[5]	Frequency clamped	The upper or lower frequency tuning word clamp is in effect
	[4]	History available	There is sufficient tuning word history available for holdover operation
	[3:2]	Active reference	Priority value of the currently active reference
		priority	00 = highest priority
			11 = lowest priority
	[1]	Reserved	Default: 0b
	[0]	Current active	Index of the currently active reference
		reference	0 = Reference A
			1 = Reference B

Table 105. Reserved Register

Address	Bits	Bit Name	Description
0x0D0A	[7:0]	Reserved	Reserved

Table 106. Input Reference Status

Address	Bits	Bit Name	Description
0x0D0B	[7]	B valid	REFB is valid for use (it is unfaulted and its validation timer has expired).
	[6]	B fault	REFB is not valid for use.
	[5]	B fast	This bit indicates that the frequency of REFB is higher than allowed by its profile settings.
	[4]	B slow	This bit indicates that the frequency of REFB is lower than allowed by its profile settings.
	[3]	A valid	REFA is valid for use (it is unfaulted and its validation timer has expired).
	[2]	A fault	REFA is not valid for use.
	[1]	A fast	This bit indicates that the frequency of REFA is higher than allowed by its profile settings.
	[0]	A slow	This bit indicates that the frequency of REFA is lower than allowed by its profile settings.
0x0D0C	[7:0]	Reserved	Reserved.

Table 107. Holdover History¹

Address	Bits	Bit Name	Description
0x0D0D	[7:0]	Tuning word readback	Tuning word readback bits[7:0]
0x0D0E	[7:0]		Tuning word readback bits[15:8]
0x0D0F	[7:0]		Tuning word readback bits[23:9]
0x0D10	[7:0]		Tuning word readback bits[31:24]

¹Note that these registers contain the current 30-bit DCO frequency tuning word generated by the tuning word history logic.

Table 108. Digital PLL Lock Detect Tub Levels

Address	Bits	Bit Name	Description
0x0D11	[7:0]	Phase tub	Read-only digital PLL lock detect bathtub level [7:0]; See the DPLL Frequency Lock Detector section for details.
0x0D12	[7:4]		Reserved.
	[3:0]		Read-only digital PLL lock detect bathtub level [11:8]; See the DPLL Frequency Lock Detector section for details.
0x0D13	[7:0]	Frequency tub	Read-only digital PLL lock detect bathtub level [7:0]; See the DPLL Phase Lock Detector section for details.
0x0D14	[7:4]	Reserved	Reserved.
	[3:0]	Frequency tub	Read-only digital PLL lock detect bathtub level [11:8]; See the DPLL Phase Lock Detector section for details.

EEPROM CONTROL (REGISTER 0X0E00 TO REGISTER 0X0E03)

Table 109. EEPROM Control

Address	Bits	Bit Name	Description
0x0E00	[7:1]	Reserved	Reserved
	[0]	Write enable	EEPROM write enable/protect.
			0 (default) = EEPROM write protected
			1 = EEPROM write enabled
0x0E01	[7:4]	Reserved	Reserved
	[3:0]	Conditional value	When set to a non-zero value, it establishes the condition for EEPROM downloads. The default value is 0.
0x0E02	[7:1]	Reserved	Reserved
	[0]	Save to EEPROM	Upload data to the EEPROM based on in the EEPROM Storage Sequence (Register 0x0E10 to Register 0x0E3C) section.
0x0E03	[7:2]	Reserved	Reserved
	[1]	Load from EPROM	Download data from the EEPROM.
	[0]	Reserved	Reserved

EEPROM STORAGE SEQUENCE (REGISTER 0X0E10 TO REGISTER 0X0E3C)

The default settings of Register 0x0E10 to Register 0x0E33 embody a sample scratch pad instruction sequence. Following is a description of the register defaults under the assumption that the controller has been instructed to carry out an EEPROM storage sequence.

Table 110. EEPROM Storage Sequence for System Clock Settings

Address	Bits	Bit Name	Description
0x0E10	[7:0]	EEPROM ID	The default value of this register is $0x01$, which the controller interprets as a data instruction. Its decimal value is 1, so this tells the controller to transfer two bytes of data $(1+1)$ beginning at the address specified by the next two bytes. The controller stores $0x01$ in the EEPROM and increments the EEPROM address pointer.
0x0E11 0x0E12	[7:0] [7:0]		The default value of these two registers is 0x0006. Note that Register 0x0E11 and Register 0x0E12 are the most significant and least significant bytes of the target address, respectively. Because the previous register contains a data instruction, these two registers define a starting address (in this case, 0x0006). The controller stores 0x0006 in the EEPROM and increments the EEPROM pointer by 2. It then transfers 2 bytes from the register map (beginning at Address 0x0006) to the EEPROM and increments the EEPROM address pointer by 3 (two data bytes and one checksum byte). The two bytes transferred correspond to the system clock parameters in the register map.
0x0E13	[7:0]	System clock	The default value of this register is $0x08$, which the controller interprets as a data instruction. Its decimal value is 8, so this tells the controller to transfer nine bytes of data $(8 + 1)$ beginning at the address specified by the next two bytes. The controller stores $0x08$ in the EEPROM and increments the EEPROM address pointer.
0x0E14	[7:0]		The default value of these two registers is 0x0100. Note that Register 0x0E14 and
0x0E15	[7:0]		Register 0x0E15 are the most significant and least significant bytes of the target address, respectively. Because the previous register contains a data instruction, these two registers define a starting address (in this case, 0x0100). The controller stores 0x0100 in the EEPROM and increments the EEPROM pointer by 2. It then transfers nine bytes from the register map (beginning at Address 0x0100) to the EEPROM and increments the EEPROM address pointer by 10 (nine data bytes and one checksum byte). The nine bytes transferred correspond to the system clock parameters in the register map.
0x0E16	[7:0]	I/O update	The default value of this register is 0x80, which the controller interprets as an I/O update instruction. The controller stores 0x80 in the EEPROM and increments the EEPROM address pointer.

Table 111. EEPROM Storage Sequence for General Configuration Settings

Address	Bits	Bit Name	Description
0x0E17	[7:0]	General	The default value of this register is $0x11$, which the controller interprets as a data instruction. Its decimal value is 17, so this tells the controller to transfer 18 bytes of data $(17 + 1)$, beginning at the address specified by the next two bytes. The controller stores $0x11$ in the EEPROM and increments the EEPROM address pointer.
0x0E18	[7:0]		The default value of these two registers is 0x0200. Note that Register 0x0E18 and
0x0E19	[7:0]		Register 0x0E19 are the most significant and least significant bytes of the target address, respectively. Because the previous register contains a data instruction, these two registers define a starting address (in this case, 0x0200). The controller stores 0x0200 in the EEPROM and increments the EEPROM pointer by 2. It then transfers 18 bytes from the register map (beginning at address 0x0200) to the EEPROM and increments the EEPROM address pointer by 19 (18 data bytes and one checksum byte). The 18 bytes transferred correspond to the general configuration parameters in the register map.

Table 112. EEPROM Storage Sequence for DPLL Settings

Address	Bits	Bit Name	Description
0x0E1A	[7:0]	DPLL	The default value of this register is 0x2E, which the controller interprets as a data instruction. Its decimal value is 46, so this tells the controller to transfer 47 bytes of data (46 + 1) beginning at the address specified by the next two bytes. The controller stores 0x2E in the EEPROM and increments the EEPROM address pointer.
0x0E1B	[7:0]		The default value of these two registers is 0x03. Note that Register 0x0E1B and
0x0E1C	[7:0]		Register 0x0E1C are the most significant and least significant bytes of the target address, respectively. Because the previous register contains a data instruction, these two registers define a starting address (in this case, 0x0300). The controller stores 0x0300 in the EEPROM and increments the EEPROM pointer by 2. It then transfers 47 bytes from the register map (beginning at Address 0x0300) to the EEPROM and increments the EEPROM address pointer by 48 (47 data bytes and one checksum byte). The 47 bytes transferred correspond to the DPLL parameters in the register map.

Table 113. EEPROM Storage Sequence for APLL Settings

Address	Bits	Bit Name	Description
0x0E1D	[7:0]	APLL	The default value of this register is 0x08, which the controller interprets as a data instruction. Its decimal value is 8, so this tells the controller to transfer nine bytes of data (8 + 1) beginning at the address specified by the next two bytes. The controller stores 0x08 in the EEPROM and increments the EEPROM address pointer.
0x0E1E	[7:0]		The default value of these two registers is 0x0400. Note that Register 0x0E1E and
0x0E1F	[7:0]		Register 0x0E1F are the most significant and least significant bytes of the target address, respectively. Because the previous register contains a data instruction, these two registers define a starting address (in this case, 0x0400). The controller stores 0x0400 in the EEPROM and increments the EEPROM pointer by 2. It then transfers nine bytes from the register map (beginning at Address 0x0400) to the EEPROM and increments the EEPROM address pointer by 10 (nine data bytes and one checksum byte). The nine bytes transferred correspond to APLL parameters in the register map.

Table 114. EEPROM Storage Sequence for Clock Distribution Settings

Address	Bits	Bit Name	Description
0x0E20	[7:0]	Clock distribution	The default value of this register is 0x15, which the controller interprets as a data instruction. Its decimal value is 21, so this tells the controller to transfer 22 bytes of data (21+1) beginning at the address specified by the next two bytes. The controller stores 0x15 in the EEPROM and increments the EEPROM address pointer.
0x0E21	[7:0]	Clock distribution	The default value of these two registers is 0x0500. Note that Register 0x0E21 and
0x0E22	[7:0]		Register 0x0E22 are the most significant and least significant bytes of the target address, respectively. Since the previous register contains a data instruction, these two registers define a starting address (in this case, 0x0500). The controller stores 0x0500 in the EEPROM and increments the EEPROM pointer by 2. It then transfers 22 bytes from the register map (beginning at Address 0x0500) to the EEPROM and increments the EEPROM address pointer by 23 (22 data bytes and one checksum byte). The 22 bytes transferred correspond to the clock distribution parameters in the register map.
0x0E23	[7:0]	I/O update	The default value of this register is 0x80, which the controller interprets as an I/O update instruction. The controller stores 0x80 in the EEPROM and increments the EEPROM Address Pointer.

	Table 115.	EEPROM	Storage S	Sequence	for Re	ference In	put Settings
--	------------	--------	-----------	----------	--------	------------	--------------

Address	Bits	Bit Name	Description
0x0E24	[7:0]	Reference inputs	The default value of this register is $0x03$, which the controller interprets as a data instruction. Its decimal value is 3, so this tells the controller to transfer four bytes of data $(3 + 1)$, beginning at the address specified by the next two bytes. The controller stores $0x03$ in the EEPROM and increments the EEPROM address pointer.
0x0E25	[7:0]	Reference inputs	The default value of these two registers is 0x0600. Note that Register 0x0E25 and
0x0E26	[7:0]		Register 0x0E26 are the most significant and least significant bytes of the target address, respectively. Because the previous register contains a data instruction, these two registers define a starting address (in this case, 0x0600). The controller stores 0x0600 in the EEPROM and increments the EEPROM pointer by 2. It then transfers four bytes from the register map (beginning at Address 0x0600) to the EEPROM and increments the EEPROM address pointer by 5 (four data bytes and one checksum byte). The four bytes transferred correspond to the reference inputs parameters in the register map.

Table 116.

Address	Bits	Bit Name	Description
0x0E27	[7:0]	Reserved	Reserved
0x0E28	[7:0]	Reserved	Reserved
0x0E29	[7:0]		

Table 117. EEPROM Storage Sequence for REFA Profile Settings

Address	Bits	Bit Name	Description	
0x0E2A	[7:0]	REFA Profile	The default value of this register is 0x26, which the controller interprets as a data instruction. Its decimal value is 38, so this tells the controller to transfer 39 bytes data (38 + 1), beginning at the address specified by the next two bytes. The controller stores 0x26 in the EEPROM and increments the EEPROM address points	
0x0E2B	[7:0]		The default value of these two registers is 0x0700. Note that Register 0x0E2B and	
0x0E2C	[7:0]		Register 0x0E2C are the most significant and least significant bytes of the target address, respectively. Because the previous register contains a data instruction, these two registers define a starting address (in this case, 0x0700). The controller stores 0x0700 in the EEPROM and increments the EEPROM pointer by 2. It then transfers 39 bytes from the register map (beginning at Address 0x0700) to the EEPROM and increments the EEPROM address pointer by 40 (39 data bytes and one checksum byte). The 39 bytes transferred correspond to the REFA profile parameters in the register map.	

Table 118. EEPROM Storage Sequence for REFB Profile Settings

Address	Bits	Bit Name	Description
0x0E2D	[7:0]	REFB Profile	The default value of this register is 0x26, which the controller interprets as a data instruction. Its decimal value is 38, so this tells the controller to transfer 39 bytes of data (38 + 1), beginning at the address specified by the next two bytes. The controller stores 0x26 in the EEPROM and increments the EEPROM address pointer.
0x0E2E	[7:0]		The default value of these two registers is 0x0740. Note that Register 0x0E2E and Register 0x0E2F are the most significant and least significant bytes of the target address, respectively. Because the previous register contains a data instruction, these two registers define a starting address (in this case, 0x0740). The controller
0x0E2F	[7:0]		stores 0x0740 in the EEPROM and increments the EEPROM pointer by 2. It then transfers 39 bytes from the register map (beginning at Address 0x0740) to the EEPROM and increments the EEPROM address pointer by 40 (39 data bytes and one checksum byte). The 39 bytes transferred correspond to the REFB Profile parameters in the register map.
0x0E30 to 0x0E35	[7:0]	Reserved	Reserved
0x0E36	[7:0]	I/O update	The default value of this register is 0x80, which the controller interprets as an I/O update instruction. The controller stores 0x80 in the EEPROM and increments the EEPROM address pointer.

Table 119. EEPROM Storage Sequence for Operational Control Settings

Address	Bits	Bit Name	Description
0x0E37	[7:0]	Operational controls	The default value of this register is 0x0D, which the controller interprets as a data instruction. Its decimal value is 13, so this tells the controller to transfer 14 bytes of data (13 + 1), beginning at the address specified by the next two bytes. The controller stores 0x0D in the EEPROM and increments the EEPROM address pointer.
0x0E38	[7:0]		The default value of these two registers is 0x0A00. Note that Register 0x0E38 and
0x0E39	[7:0]		Register 0x0E39 are the most significant and least significant bytes of the target address, respectively. Because the previous register contains a data instruction, these two registers define a starting address (in this case, 0x0A00). The controller stores 0x0A00 in the EEPROM and increments the EEPROM pointer by 2. It then transfers 14 bytes from the register map (beginning at Address 0x0A00) to the EEPROM and increments the EEPROM address pointer by 15 (14 data bytes and one checksum byte). The 14 bytes transferred correspond to the operational controls parameters in the register map.

Table 120. EEPROM Storage Sequence for APLL Calibration

Address	Bits	Bit Name	Description
0x0E3A	[7:0]	Calibrate APLL	The default value of this register is 0xA0, which the controller interprets as a calibrate instruction. The controller stores 0xA0 in the EEPROM and increments the EEPROM address pointer.
0x0E3B	[7:0]	I/O update	The default value of this register is 0x80, which the controller interprets as an I/O update instruction. The controller stores 0x80 in the EEPROM and increments the EEPROM Address Pointer.

Table 121. EEPROM Storage Sequence for End of Data

Address	Bit(s)	Bit Name	Description
0x0E3C	[7:0]	End of Data	The default value of this register is 0xFF, which the controller interprets as an end instruction. The controller stores this instruction in the EEPROM, resets the EEPROM address [ointer, and enters an idle state. Note that if this is a pause rather than an end instruction, the controller actions are the same except that the controller increments the EEPROM address pointer rather than resetting it.

Table 122. Multifunction Pin Output Functions (D7 = 1)

[D6:D0] Value	Output Function	Source Proxy
0	Static Logic 0	None
1	Static Logic 1	None
2	System clock divided by 32	None
3	Watchdog timer output	None
4	EEPROM upload in progress	Register 0x0D00, Bit 0
5	EEPROM download in progress	Register 0x0D00, Bit 1
6	EEPROM fault detected	Register 0x0D00, Bit 2
7	SYSCLK PLL lock detected	Register 0x0D01, Bit 0
8	SYSCLK PLL stable	Register 0x0D01, Bit 1
9	Output PLL locked	Register 0x0D01, Bit 2
10	APLL cal in process	Register 0x0D01, Bit 3
11	APLL Status	Register 0x0D01, Bit 4
12	(DPLL phase lock) and (APLL lock) and (sys PLL lock)	Register 0x0D01, Bit 5
13	(DPLL phase lock) and (APLL lock)	Register 0x0D01, Bit 6
14 and 15	Reserved	
16	DPLL free running	Register 0x0D08, Bit 0
17	DPLL active	Register 0x0D08, Bit 1
18	DPLL in holdover	Register 0x0D08, Bit 2
19	DPLL in reference switchover	Register 0x0D08, Bit 3
20	DPLL phase locked	Register 0x0D08, Bit 4
21	DPLL frequency locked	Register 0x0D08, Bit 5
22	DPLL phase slew limited	Register 0x0D08, Bit 6
23	DPLL frequency clamped	Register 0x0D09, Bit 5
24	Tuning word history available	Register 0x0D09, Bit 4
25	Tuning word history updated	Register 0x0D05, Bit 4
26 to 31	Reserved	
32	Reference A fault	Register 0x0D0B, Bit 2
33	Reference B fault	Register 0x0D0B, Bit 6
34	Reserved	
35	Reserved	
36 to 47	Reserved	
48	Reference A valid	Register 0x0D0B, Bit 3
49	Reference B valid	Register 0x0D0B, Bit 7
50	Reserved	
51	Reserved	
52 to 63	Reserved	
64	Reference A active reference	Register 0x0D09, Bit 0
65	Reference B active reference	Register 0x0D09, Bit 0
66	Reserved	
67	Reserved	
68 to 79	Reserved	
80	Clock distribution sync pulse	Register 0x0D03, Bit 3
81	Soft pin configuration in process	Register 0x0D03, Bit 4
82 to 127	Reserved	

Table 123. Multifunction Pin Input Functions (D7 = 0)

[D6:D0] Value	Output Function	Destination Proxy	
0	Reserved—high-Z input		
1	I/O update	Register 0x0005, Bit 0	
2	Full power-down	Register 0x0A00, Bit 0	
3	Clear watchdog	Register 0x0A03, Bit 0	
4	Clear all IRQs	Register 0x0A03, Bit 1	
5	Tuning word history reset	Register 0x0A03, Bit 2	
6 to 15	Reserved		
16	User holdover	Register 0x0A01, Bit 6	
17	User free run	Register 0x0A01, Bit 5	
18	Reset incremental phase offset	Register 0x0A0A, Bit 2	
19	Increment incremental phase offset	Register 0x0A0A, Bit 0	
20	Decrement incremental phase offset	Register 0x0A0A, Bit 1	
21 to 31	Reserved		
32	Override Reference Monitor A	Register 0x0A0B, Bit 0	
33	Override Reference Monitor B	Register 0x0A0B, Bit 1	
34 to 47	Reserved		
48	Force validation Timeout A	Register 0x0A0C, Bit 0	
49	Force validation Timeout B	Register 0x0A0C, Bit 1	
50 to 63	Reserved		
64	Enable OUT0	Register 0x0501, Bit 0	
65	Enable OUT1	Register 0x0505, Bit 0	
66 to 69	Reserved		
70	Enable OUT0 and OUT1	Register 0x0501/0x0505/0x0506/0x050A/ 0x050B/0x050F, Bit 0	
71	Sync clock distribution outputs	Register 0x0A02, Bit 1	
70 to 127	Reserved		

OUTLINE DIMENSIONS




Figure 55. 40-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 6 mm × 6 mm Body, Very Thin Quad (CP-40-13) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD9557BCPZ	−40°C to +85°C	40-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-40-13
AD9557BCPZ-REEL7	−40°C to +85°C	40-Lead Lead Frame Chip Scale Package [LFCSP_VQ]	CP-40-13
AD9557/PCBZ	-40°C to +85°C	Evaluation Board	CP-40-13

¹ Z = RoHS Compliant Part.

NOTES

NOTES

NOTES

I²C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

D09197-0-10/11(0)



www.analog.com