

5 Volt Synchronous x18 First-In/First-Out Queue

Key Features:

- ï **Industry leading First-In/First-Out Queues (up to 100MHz)**
- Independent Write and Read cycle time
- ï **5V power supply**
- Reset clears all previously programmed configurations including Write and Read pointers.
- ï **Preset for Almost Full (PRAF) and Almost Empty (PRAE) offsets values**
- ï **Parallel programming of PRAF and PRAE offset values**
- ï **Full, Empty, Almost Full, Almost Empty, and Half Full indicators**
- ï **Asynchronous output enable tri-state data output drivers**
- ï **Available packages: 64 pin Plastic Thin Quad Flat Package (TQFP), 64 pin Slim Thin Quad Flat Package (STQFP)**
- ï **(0°C to 70°C) Commercial operating temperature available**
- ï **(-40°C to 85°C) Industrial operating temperature available**

Product Description:

HBA's FlexQTM I offers industry leading FIFO queuing bandwidth (up to 1.8 Gbps), with a wide range of memory configurations (from 256 x 18 to 4,096 x 18). System designer has full flexibility of implementing deeper and wider queues with Write (\overline{WEXI} and WEXO) and Read (REXI and REXO) expansion features using Daisy Chain technique. Full, Empty, and Half Full indicators allow easy handshaking between transmitters and receivers. User programmable Almost Full and Almost Empty (Parallel) indicators allow implementation of virtual queue depths.

Asynchronous Output Enable pin configures the tri-state data output drivers. Independent Write and Read controls provide ratematching capability.

Data is written into the queue at the low to high transition of WCLK if WEN is asserted. Data is read from the queue at the low to high transition of RCLK if $\overline{\text{REN}}$ is asserted.

Reset clears all previously programmed configurations by providing a low pulse on RST pin. In addition, Write and Read pointers to the queue are initialized to zero.

These FlexQTM I devices have low power consumption, hence minimizing system power requirements. In addition, industry standard 64 - pin Plastic TQFP and 64 - pin STQFP are offered to save system board space.

These queues are ideal for applications such as data communication, telecommunication, graphics, multiprocessing, test equipment, network switching, etc.

5F118C MAY 2003

Figure 2. Device Architecture

5F118C MAY 2003

Figure 3. Device Pin Out

© 2003 High Bandwidth Access, Inc. All rights reserved. Product specifications subject to change without notice.

Table 1. Pin Descriptions (Continued)

NOTES: Absolute Max Ratings are for reference only. Permanent damage to the device may occur if extended period of operation is outside this range. Standard operation should fall within the Recommended Operating Conditions.

Table 2. Absolute Maximum Ratings

Table 3. DC Specifications

NOTES:
1. Mea

1. Measurement with $0.4 \le V$ IN $\le V$ cc

2. With output tri-stated ($OE = High$)

3. Icc(1,2) is measured with WCLK and RCLK at 20 MHz

4. Design simulated, not tested.

Table 3. DC Specifications (Continued)

NOTES:

1. Pulse widths less than minimum values are not allowed.
2. Design simulated, not tested. Design simulated, not tested.

Table 4. AC Electrical Characteristics

*Include jig and scope capacitances

Table 5. AC Test Condition

Pin Functions

Figure 5. Programmable Flag Offset Programming Sequence

Table 6. Parallel Offset Register Data Mapping Table

Table 7. Default Values of Offset Registers

 $1st$ $2nd$ **FlexQ TM I**

 $\ddot{}$

Figure 6. Parallel Offset Write/Read Cycles Diagram

NOTES:

1. $y = \overline{PRAE}$ offset. Default Values: FQ205 y = 31, FQ215 y = 63, FQ245/FQ235/FQ225 y = 127.

2. $x = \overline{PRAF}$ offset. Default Values: FQ205 $x = 31$, FQ215 $x = 63$, FQ245/FQ235/FQ225 $x = 127$.

Table 8. Status Flags

256 | L | L | L | H | H

Timing Diagrams

NOTES:

- 1. After reset, the outputs will be low if $\overline{OE} = 0$ or tri-state if $\overline{OE} = 1$.
2. The clocks (RCLK, WCLK) can be free-running during reset.
- The clocks (RCLK, WCLK) can be free-running during reset.

Diagram 1. Reset Timing

NOTES:

1. tskEW1 is the minimum time between a rising RCLK edge and rising WCLK edge to guarantee that FULL will go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is equal to or less than tskEW1, then FULL may not change state until the next WCLK edge.

Diagram 2. Write Cycle Timing

NOTES:

1. tskew2 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that \overline{EMPTY} will go high during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskEW2, then $\overline{\text{EMPTY}}$ may not change state until the next RCLK edge.

Diagram 3. Read Cycle Timing

NOTES:

1. tFRL is the latency from first write to first Read. When tSKEW2 is greater than or equal to minimum specification, tFRL (maximum) = tRCLK + tSKEW2. When tSKEW2 is less than minimum specification, tFRL (maximum) equals either 2* tRCLK + tSKEW2 or tRCLK + tSKEW2. The Latency Timing applies only at the Empty Boundary ($\overline{\mathrm{EMPTY}}$ = Low).

Diagram 4. First Data Word Latency after Reset with Simultaneous Read and Write

NOTES:

1. tskEW1 is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FULL will go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then $\overline{\mathrm{FULL}}$ may not change state until the next WCLK edge.

Diagram 5. Full Flag Timing

NOTES:

1. tFRL is the latency from first write to first Read. When tskew is greater than or equal to minimum specification, tFRL (maximum) = tRCLK + t SKEW2. When tskEW2 less than minimum specification, tFRL (maximum) equals either 2 * tRCLK + tskEW2, or tRCLK + tskEW2. The Latency Timing applies only at the Empty Boundary ($\overline{\text{EMPTY}}$ = Low).

Diagram 6. Empty Flag Timing

Diagram 7. Write Programmable Registers

© 2003 High Bandwidth Access, Inc. All rights reserved. Product specifications subject to change without notice.

^{1.} $x = \overline{PRAF}$ offset.

2. D = maximum queue depth = 256 words for FQ205; 512 words for FQ215; 1,024 words for FQ225; 2,048 words for FQ235; and 4,096 words for FQ245.

Diagram 10. Programmable Almost-Full Flag Timing

 \overline{D} = maximum queue depth = 256 words for FQ205; 512 words for FQ215; 1,024 words for FQ225; 2,048 words for FQ235; and 4,096 words for FQ245.

Diagram 11. Half-Full Flag Timing

NOTES:

1. Write to Last Physical Location.

© 2003 High Bandwidth Access, Inc. All rights reserved. Product specifications subject to change without notice.

Width Expansion Configuration

Simply connecting together the control signals of multiple devices may increase word width. Status flags can be detected from any one device. The exceptions are the Empty Flag and Full Flag. Because of variations in skew between RCLK and WCLK, it is possible for flag assertion and de-assertion to vary by one cycle between FIFOs. To avoid problems the user must create composite flags by ANDing the Empty Flags of every FIFO, and separately ANDing all Full Flags. Figure 7 demonstrates a 36-bit width by using two FQ245 / 235 / 225 / 215 / 205s. Any word width can be attained by adding additional FQ245 / 235 / 225 / 215 / 205s.

Block Diagram of Synchronous Queue 4,096 x 36 / 2,048 x 36 / 1,024 x 36 / 512 x 36 / 256 x 36

NOTES:

1. Do not connect any output control signals directly together.

Figure 7. Width Expansion Configuration

Depth Expansion Configuration (with Programmable Flags)

These devices can easily be adapted to applications requiring more than 4,096 / 2,048 / 1,024 / 512 / 256 words of buffering. Figure 8 shows Depth Expansion using three FQ245 / 235 / 225 / 215 / 205s. Maximum depth is limited only by signal loading. Follow these steps:

- The first device must be designated by grounding the First Load ($\overline{\text{FIRST}}$) control input.
- All other devices must have $\overline{\text{FIRST}}$ in the high state.
- The Write Expansion Out (\overline{WEXO}) pin of each device must be tied to the Write Expansion In (\overline{WEXI}) pin of the next device.
- The Read Expansion Out (\overline{REXO}) pin of each device must be tied to the Read Expansion In (\overline{REXI}) pin of the next device.
- All Load ($\overline{\text{LOAD}}$) pins are tied together.
- The Half-Full Flag ($\overline{\text{HALF}}$) is not available in this Depth Expansion Configuration.
- EMPTY, FULL, PRAF, and PRAE are created with composite flags by ORing together every respective flags for monitoring. The composite \overline{PRAF} and \overline{PRAE} flags are not precise.

Block Diagram of Synchronous Queue 12,288 x 18 / 6,144 x 18 / 3,072 x 18 / 1,536 x 18 / 768 x 18

Figure 8. Block Diagram of Multiple Devices with Programmable Flags used in Depth Expansion Configuration

5F118C MAY 2003

Order Information:

 \mathbf{Power} – Low (LB)

*Speed – Slower speeds available upon request.

**Package - 64 pin Plastic Thin Quad Flat Pack (TQFP), 64 pin Slim Thin Quad Flat Pack (STQFP)

Example:

Document Revision History:

4/29/03 pg. 3, 5, 6, 7, 8, 9, 11, 14, 15, 16, 17, 18, 22, 24

2107 North First Street, Suite 415 San Jose, CA 95131, USA www.hba.com

Tel: 408.453.8885 Fax: 408.453.8886

USA Taiwan

No. 81, Suite 8F-9, Shui-Lee Rd. Hsinchu, Taiwan, R.O.C. www.hba.com

Tel: 886.3.516.9118 Fax: 886.3.516.9181

5F118C MAY 2003

Downloaded from Datasheet.su