



5 Volt Synchronous x18 First-In/First-Out Queue

Memory Configuration	Device
4,096 x 18	FQ245
2,048 x 18	FQ235
1,024 x 18	FQ225
512 x 18	FQ215
256 x 18	FQ205

Key Features:

- Industry leading First-In/First-Out Queues (up to 100MHz)
- Independent Write and Read cycle time
- 5V power supply
- Reset clears all previously programmed configurations including Write and Read pointers.
- Preset for Almost Full (PRAF) and Almost Empty (PRAE) offsets values
- Parallel programming of PRAF and PRAE offset values
- Full, Empty, Almost Full, Almost Empty, and Half Full indicators
- Asynchronous output enable tri-state data output drivers
- Available packages: 64 pin Plastic Thin Quad Flat Package (TQFP), 64 pin Slim Thin Quad Flat Package (STQFP)
- (0°C to 70°C) Commercial operating temperature available
- (-40°C to 85°C) Industrial operating temperature available

Product Description:

HBA's FlexQTM I offers industry leading FIFO queuing bandwidth (up to 1.8 Gbps), with a wide range of memory configurations (from 256 x 18 to 4,096 x 18). System designer has full flexibility of implementing deeper and wider queues with Write (\overline{WEXI} and \overline{WEXO}) and Read (\overline{REXI} and \overline{REXO}) expansion features using Daisy Chain technique. Full, Empty, and Half Full indicators allow easy handshaking between transmitters and receivers. User programmable Almost Full and Almost Empty (Parallel) indicators allow implementation of virtual queue depths.

Asynchronous Output Enable pin configures the tri-state data output drivers. Independent Write and Read controls provide ratematching capability.

Data is written into the queue at the low to high transition of WCLK if \overline{WEN} is asserted. Data is read from the queue at the low to high transition of RCLK if \overline{REN} is asserted.

Reset clears all previously programmed configurations by providing a low pulse on \overline{RST} pin. In addition, Write and Read pointers to the queue are initialized to zero.

These FlexQ[™] I devices have low power consumption, hence minimizing system power requirements. In addition, industry standard 64 - pin Plastic TQFP and 64 - pin STQFP are offered to save system board space.

These queues are ideal for applications such as data communication, telecommunication, graphics, multiprocessing, test equipment, network switching, etc.











Figure 2. Device Architecture

5F118C

MAY 2003



Figure 3. Device Pin Out

 \odot 2003 High Bandwidth Access, Inc. All rights reserved. Product specifications subject to change without notice.



Pin #	Pin Name	Pin Symbol	Input/Output	Description			
57	Reset	RST	Input	Reset is required to initialize Write and Read pointers to the first position of the queue by setting \overline{RST} low. \overline{FULL} and \overline{PRAF} will go high; \overline{EMPTY} and \overline{PRAE} will go low. All data outputs will go low. Previous programmed configurations will not be maintained.			
19	Write Clock	WCLK	Input	Writes data into queue during low to high transitions of WCLK if \overline{WEN} is set low.			
20	Write Enable	WEN	Input	Controls write operation into queue or offset registers during low to high transition of WCLK.			
59	Load Enable	LOAD	Input	$\label{eq:controls} \begin{array}{l} \overline{\text{LOAD}} \ \mbox{controls write/read, to/from offset registers} \\ \mbox{during low to high transition of WCLK/RCLK} \\ \mbox{respectively. Use in conjunction with } \overline{\text{WEN}} / \overline{\text{REN}} . \end{array}$			
18	First Load	FIRST	Input	In single device configuration, \overline{FIRST} is set low. In depth expansion configuration, \overline{FIRST} is set low for the first device and set high for other devices in the Daisy Chain.			
21	Write Expansion In	WEXI	Input	In single device configuration, \overline{WEXI} is set low. In depth expansion configuration, \overline{WEXI} is connected to \overline{WEXO} of previous device in the Daisy Chain.			
63, 64, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16	Data Inputs	D ₁₇₋₀	Input	18 - bit wide input data bus.			
61	Read Clock	RCLK	Input	Reads data from queue during low to high transitions of RCLK if $\overline{\text{REN}}$ is set low.			
60	Read Enable	REN	Input	Controls read operation from queue or offset registers during low to high transition of RCLK.			
24	Read Expansion In	REXI	Input	In single device configuration, $\overline{\text{REXI}}$ is set low. In depth expansion configuration, $\overline{\text{REXI}}$ is connected to $\overline{\text{REXO}}$ of previous device in the Daisy Chain.			
58	Output Enable	ŌĒ	Input	Setting \overline{OE} low activates the data output drivers. Setting \overline{OE} high deactivates the data output drivers (High-Z).			
53, 52, 50, 48, 47, 45, 44, 42, 41, 39, 38, 37, 36, 34, 32, 31, 29, 28	Data Outputs	Q17-0	Output	18 - bit wide output data bus.			
27	Read Expansion Out	REXO	Output	In depth expansion configuration, $\overline{\text{REXO}}$ is connected to $\overline{\text{REXI}}$ of next device in the Daisy Chain.			
25	Full Flag	FULL	Output	Queue is full when $\overline{\text{FULL}}$ goes low during the low to high transition of WCLK. This prohibits further writes into the queue.			



Pin #	Pin Name	Pin Symbol	Input/Output	Description
54	Empty Flag	EMPTY	Output	Queue is empty when $\overline{\text{EMPTY}}$ goes low during the low to high transition of RCLK. This prohibits further reads from the queue.
23	Almost Full	PRAF	Output	Queue is almost full when $\overline{\text{PRAF}}$ goes low during the low to high transition of WCLK. Default (Full-offset) or programmed offset values determine the status of $\overline{\text{PRAF}}$.
17	Almost Empty	PRAE	Output	Queue is almost empty when \overline{PRAE} goes low during the low to high transition of RCLK. Default (Empty+offset) or programmed offset values determine the status of \overline{PRAE} .
26	Write Expansion Out/Half Full	WEXO / HALF	Output	In single device configuration, queue is more than half full when $\overline{WEXO} / \overline{HALF}$ goes low. In depth expansion configuration, $\overline{WEXO} / \overline{HALF}$ is connected to \overline{WEXI} of next device in the Daisy Chain.
22, 33, 43, 49, 56	Power	Vcc	N/A	5V power supply.
30, 35, 40, 46, 51, 55, 62	Ground	GND	N/A	0V Ground.

Table 1. Pin Descriptions (Continued)



Symbol	Rating	Com'l & Ind'l	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +7	V
Tstg	Storage Temperature	-55 to +125	°C
Iout	DC Output Current	-50 to +50	mA

NOTES: Absolute Max Ratings are for reference only. Permanent damage to the device may occur if extended period of operation is outside this range. Standard operation should fall within the Recommended Operating Conditions.

Table 2. Absolute Maximum Ratings

				FQ2 FQ2 FQ2 FQ2 FQ2	245 235 225 215 205			
		(Clock =	Commerci = 10ns, 15	al Ins, 20ns	Clock =	Industrial = 10ns, 15	ns, 20ns	
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Recommended Oper	rating Conditions							
Vcc	Supply Voltage Com'l/Ind'l	4.5	5.0	5.5	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	0	0	0	V
VIH	Input High Voltage Com'l/Ind'l	2.0	-	5.5	2.0	-	5.5	V
VIL	Input Low Voltage Com'l/Ind'l	-	-	0.8	-	-	0.8	V
Та	Operating Temperature Commercial	0	-	70	0	-	70	°C
Та	Operating Temperature Industrial	-40	-	85	-40	-	85	°C
DC Electrical Chara	acteristics							
	Input Leakage Current (any input)	-10	-	10	-10	-	10	μΑ
Ilo	Output Leakage Current	-10	-	10	-10	-	10	μΑ
Vон	Output Logic "1" Voltage, IOH=-2mA	2.4	-	-	2.4	-	-	V
Vol	Output Logic "0" Voltage, IOL = 8mA		-	0.4	-	-	0.4	V
Power Consumption	1							
$Icc1^{(2,3)}$	Active Power Supply Current	-	-	30	-	-	30	mA
Icc2 ⁽⁴⁾	Standby Current	-	-	5	-	-	5	mA

Table 3. DC Specifications



Capacitance at 1.0MHz Ambient Temperature (25°C)								
Symbol	Parameter	Conditions	Max.	Unit				
CIN ⁽²⁾	Input Capacitance	$V_{IN}=0V$	10	pF				
Cout ^(2,4)	Output Capacitance	$V_{OUT} = 0V$	10	pF				

NOTES:

Measurement with 0.4<=VIN<=Vcc 1.

2.

With output tri-stated (\overline{OE} = High) Icc(1,2) is measured with WCLK and RCLK at 20 MHz 3.

4. Design simulated, not tested.

Table 3. DC Specifications (Continued)

MAY 2003



		Commercial & Industrial						
		FQ2 FQ2 FQ2 FQ2 FQ2 FQ2	FQ245-10 FQ235-10 FQ225-10 FQ215-10 FQ205-10		FQ245-15 FQ235-15 FQ225-15 FQ215-15 FQ205-15		FQ245-20 FQ235-20 FQ225-20 FQ215-20 FQ205-20	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Clock Cycle Frequency	-	100	-	66	-	50	MHz
tA	Data Access Time	2	6.5	2	10	2	12	ns
tWCLK	Write Clock Cycle Time	10	-	15	-	20	-	ns
twclkh	Write Clock High Time	4.5	-	6	-	8	-	ns
tWCLKL	Write Clock Low Time	4.5	-	6	-	8	-	ns
trclk	Read Clock Cycle Time	10	-	15	-	20	-	ns
trclkh	Read Clock High Time	4.5	-	6	-	8	-	ns
tRCLKL	Read Clock Low Time	4.5	-	6	-	8	-	ns
tDS	Data Set-up Time	3	-	4	-	5	-	ns
tDH	Data Hold Time	0.5	-	1	-	1	-	ns
tens	Enable Set-up Time	3	-	4	-	5	-	ns
tenh	Enable Hold Time	0.5	-	1	-	1	-	ns
trst	Reset Pulse Width ⁽¹⁾	10	-	15	-	20	-	ns
tRSTS	Reset Set-up Time	8	-	10	-	12	-	ns
tRSTR	Reset Recovery Time	8	-	10	-	12	-	ns
trstf	Reset to Flag and Output Time	-	15	-	20	-	20	ns
tOLZ	Output Enable to Output in Low-Z ⁽²⁾	0	-	0	-	0	-	ns
toe	Output Enable to Output Valid	3	6	3	8	3	10	ns
tohz	Output Enable to Output in High-Z ⁽²⁾	3	6	3	8	3	10	ns
tFULL	Write Clock to Full Flag	-	6.5	-	10	-	12	ns
tempty	Read Clock to Empty Flag	-	6.5	-	10	-	12	ns
t PRAF	Clock to Programmable Almost-Full Flag	-	17	-	24	-	26	ns
t PRAE	Clock to Programmable Almost-Empty Flag	-	17	-	24	-	26	ns
tHALF	Clock to Half-Full Flag	-	17	-	24	-	26	ns
txo	Clock to Expansion Out	-	6.5	-	10	-	12	ns
tXI	Expansion In Pulse Width	3	-	6.5	-	8	-	ns
txis	Expansion In Set-Up Time	3.5	-	5	-	8	-	ns
tSKEW1	Skew time between Read Clock & Write Clock for Full Flag	5	-	6	-	8	-	ns
tSKEW2	Skew time between Read Clock & Write Clock for Empty Flag	5	-	6	-	8	-	ns

NOTES:

Pulse widths less than minimum values are not allowed.
Design simulated, not tested.

Table 4. AC Electrical Characteristics



Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load*, clock = 10ns, 15ns, 20ns	See Figure 4

*Include jig and scope capacitances

Table 5. AC Test Condition







Pin Functions

RST	Reset is required to initialize Write and Read pointers to the first position of the queue by setting \overline{RST} low. FULL and \overline{PRAF} will go high; \overline{EMPTY} and \overline{PRAE} will go low. All data outputs will go low. Previous programmed configurations will not be maintained.						
WCLK	Writes data into queue during low to high transitions of WCLK if \overline{WEN} is set low. Synchronizes \overline{FULL} and \overline{PRAF} flags. WCLK and RCLK are independent of each other.						
WEN	Controls write operation into queue or offset registers during low to high transition of WCLK.						
LOAD	$\overline{\text{LOAD}}$ controls write/read, to/from offset registers during low to high transition of WCLK/RCLK respectively for parallel programming. Use in conjunction with $\overline{\text{WEN}} / \overline{\text{REN}}$.						
FIRST	In single device configuration, $\overline{\text{FIRST}}$ is set low. In depth expansion configuration, $\overline{\text{FIRST}}$ is set low for the first device and set high for other devices in the Daisy Chain.						
WEXI	In single device configuration, \overline{WEXI} is set low. In depth expansion configuration, \overline{WEXI} is connected to \overline{WEXO} of previous device in the Daisy Chain.						
D ₁₇₋₀	18 - bit wide input data bus.						
RCLK	Reads data from queue during low to high transitions of RCLK if $\overline{\text{REN}}$ is set low. Synchronizes the $\overline{\text{EMPTY}}$ and $\overline{\text{PRAE}}$ flags. RCLK and WCLK are independent of each other.						
REN	Reads data from queue during low to high transitions of RCLK if $\overline{\text{REN}}$ is set to low. This also advances the Read pointer of the queue.						
ŌĒ	Setting \overline{OE} low activates the data output drivers. Setting \overline{OE} high deactivates the data output drivers (High-Z). \overline{OE} does not control advancement of Read pointer.						
Q ₁₇₋₀	18 - bit wide output data bus.						
REXO	In depth expansion configuration, $\overline{\text{REXO}}$ is connected to $\overline{\text{REXI}}$ of next device in the Daisy Chain.						
FULL	Queue is full when $\overline{\text{FULL}}$ goes low during the low to high transition of WCLK. This prohibits further writes into the queue and prevents advancement of Write pointer. Refer to Table 8 for behavior of $\overline{\text{FULL}}$.						
EMPTY	Queue is empty when $\overline{\text{EMPTY}}$ goes low during the low to high transition of RCLK. This prohibits further reads from the queue and prevents advancement of Read pointer. Refer to Table 8 for behavior of $\overline{\text{EMPTY}}$.						
PRAF	Queue is almost full when \overline{PRAF} goes low during the low to high transition of WCLK. \overline{PRAF} goes high during the low to high transition of RCLK. Default (Full-offset) or programmed offset values determine the status of \overline{PRAF} . Refer to Table 8 for behavior of \overline{PRAF} .						
PRAE	Queue is almost empty when \overline{PRAE} goes low during the low to high transition of RCLK. \overline{PRAE} goes high during the low to high transition of WCLK. Default (Empty+offset) or programmed offset values determine the status of \overline{PRAE} . Refer to Table 8 for behavior of \overline{PRAE} .						
WEXO / HALF	In single device configuration, queue is more than half full when $\overline{\text{HALF}}$ goes low during the low to high transition of WCLK. Queue is less than half full when $\overline{\text{HALF}}$ goes high during the low to high transition of RCLK. Refer to Table 8 for details. In depth expansion configuration, $\overline{\text{WEXO}}$ is connected to $\overline{\text{WEXI}}$ of next device in the Daisy Chain						
REXI 5F118C	In single device configuration, $\overline{\text{REXI}}$ is set low. In depth expansion configuration, $\overline{\text{REXI}}$ is connected to $\overline{\text{REXO}}$ of previous device in the Daisy Chain.						



FlexQ™I

LOAD	WEN	REN	WCLK	RCLK	FQ245 FQ235 FQ225 FQ215 FQ205 Selection / Sequence
0	0	1		Х	Parallel write to offset registers: Empty Offset Full Offset Parallel write to registers: 1. <u>PRAE</u> 2. <u>PRAF</u>
0	1	0	Х		Parallel read from offset registers:Parallel read from registers:Empty Offset Full Offset1. PRAE PRAF
Х	1	1	Х	Х	No Operation
1	0	х		х	Write Memory
1	Х	0	Х		Read Memory
1	1	1	Х	Х	No Operation

Figure 5. Programmable Flag Offset Programming Sequence

Device	PRAF Programming (bits)	PRAE Programming (bits)
FQ245	D/Q ₁₁₋₀	D/Q ₁₁₋₀
FQ235	D/Q ₁₀₋₀	D/Q ₁₀₋₀
FQ225	D/Q ₉₋₀	D/Q ₉₋₀
FQ215	D/Q ₈₋₀	D/Q ₈₋₀
FQ205	D/Q ₇₋₀	D/Q ₇₋₀

Table 6. Parallel Offset Register Data Mapping Table

Device	Default
FQ245	007FH
FQ235	007FH
FQ225	007FH
FQ215	003FH
FQ205	001FH

Table 7. Default Values of Offset Registers

MAY 2003



FlexQ[™]I

7-															
mory Smarter™															
	FQ245 4,0	96 x 18	3												
Data Width	D/Q17 D/Q16 D/Q15	D/Q14 D/	Q13 D/Q	12 D/Q11	D/Q10	D/Q9	D/Q8	D/Q7	D/Q6	D/Q5	D/Q4	D/Q3	D/Q2	D/Q1	D/Q0
1st Cycle PRAE				11	10	9	8	7	6	5	4	3	2	1	0
2nd Cycle PRAF				11	10	9	8	7	6	5	4	3	2	1	0
	FQ235 2,04	48 x 18													
Data Width	D/Q17 D/Q16 D/Q15	D/Q14 D/	/Q13 D/Q	12 D/Q11	D/Q10	D/Q9	D/Q8	D/Q7	D/Q6	D/Q5	D/Q4	D/Q3	D/Q2	D/Q1	D/Q0
1st Cycle PRAE					10	9	8	7	6	5	4	3	2	1	0
2nd Cycle PRAF					10	9	8	7	6	5	4	3	2	1	0
	FQ225 1,02	24 x 18													
Data Width	D/Q17.D/Q16 D/Q15	D/Q14.D/	/Q13 D/Q	12 D/Q11	D/Q10	D/Q9	D/Q8	D/Q7	D/Q6	D/Q5	D/Q4	D/Q3	D/Q2	D/Q1	D/Q0
1st Cycle PRAE						9	8	7	6	5	4	3	2	1	0
2nd Cycle PRAF					l <u> </u>	9	8	7	6	5	4	3	2	1	0
	FQ215 512	2 x 18													
Data Width	D/Q17 D/Q16 D/Q15	D/Q14 D	/Q13 D/Q	12 D/Q11	D/Q10	D/Q9	D/Q8	D/Q7	D/Q6	D/Q5	D/Q4	D/Q3	D/Q2	D/Q1	D/Q0
1st Cycle PRAE							8	7	6	5	4	3	2	1	0
2nd Cycle PRAF							8	7	6	5	4	3	2	1	0
	FQ205 256	6 x 18													
Data Width	D/Q17 D/Q16 D/Q15	D/Q14 D/	/Q13 D/Q	12 D/Q11	D/Q10	D/Q9	D/Q8	D/Q7	D/Q6	D/Q5	D/Q4	D/Q3	D/Q2	D/Q1	D/Q0
1st Cycle PRAE								7	6	5	4	3	2	1	0
2nd Cycle PRAF								7	6	5	4	3	2	1	0

# of Bits for Offset Registers				
12 bits for FQ245				
11 bits for FQ235				
10 bits for FQ225				
9 bits for FQ215				
8 bits for FQ205				
Note: Don't Care applies to all unused bits				

Figure 6. Parallel Offset Write/Read Cycles Diagram



FQ245	FULL	PRAF	HALF	PRAE	EMPTY
0	Н	Н	Н	L	L
1 to $y^{(1)}$	Н	Н	Н	L	Н
(y+1) to 2,048	Н	Н	Н	Н	Н
2,049 to [4,096-(x+1)]	Н	Н	L	Н	Н
$(4,096 - x^{(2)})$ to $4,095$	Н	L	L	Н	Н
4,096	L	L	L	Н	Н
FQ235	FULL	PRAF	HALF	PRAE	EMPTY
0	Н	Н	Н	L	L
1 to y ⁽¹⁾	Н	Н	Н	L	Н
(y+1) to 1,024	Н	Н	Н	Н	Н
1,025 to [2,048-(x+1)]	Н	Н	L	Н	Н
$(2,048 - x^{(2)})$ to 2,047	Н	L	L	Н	Н
2,048	L	L	L	Н	Н
FQ225	FULL	PRAF	HALF	PRAE	EMPTY
0	Н	Н	Н	L	L
1 to $y^{(1)}$	Н	Н	Н	L	Н
(y+1) to 512	Н	Н	Н	Н	Н
513 to [1,024-(x+1)]	Н	Н	L	Н	Н
$(1,024 - x^{(2)})$ to 1,023	Н	L	L	Н	Н
1,024	L	L	L	Н	Н
FQ215	FULL	PRAF	HALF	PRAE	EMPTY
0	Н	Н	Н	L	L
$1 \text{ to } y^{(1)}$	Н	Н	Н	L	Н
(y+1) to 256	Н	Н	Н	Н	Н
257 to [512-(x+1)]	Н	Н	L	Н	Н
$(512 - x^{(2)})$ to 511	Н	L	L	Н	Н
512	L	L	L	Н	Н
FQ205	FULL	PRAF	HALF	PRAE	EMPTY
0	Н	Н	Н	L	L
1 to $y^{(1)}$	Н	Н	Н	L	Н
(y+1) to 128	Н	Н	Н	Н	Н
129 to [256-(x+1)]	Н	Н	L	Н	Н

NOTES:

1. $y = \overline{PRAE}$ offset. Default Values: FQ205 y = 31, FQ215 y = 63, FQ245/FQ235/FQ225 y = 127.

 $(256 - x^{(2)})$ to 255

256

2. $x = \overline{PRAF}$ offset. Default Values: FQ205 x = 31, FQ215 x = 63, FQ245/FQ235/FQ225 x = 127.

Table 8. Status Flags

Η

L

L

L

L

L

Н

Η

Н

Η

Timing Diagrams



NOTES:

- 1. After reset, the outputs will be low if $\overline{OE} = 0$ or tri-state if $\overline{OE} = 1$.
- 2. The clocks (RCLK, WCLK) can be free-running during reset.

Diagram 1. Reset Timing







NOTES:

 tskewi is the minimum time between a rising RCLK edge and rising WCLK edge to guarantee that FULL will go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is equal to or less than tskewi, then FULL may not change state until the next WCLK edge.

Diagram 2. Write Cycle Timing





NOTES:

 tskew2 is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EMPTY will go high during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew2, then EMPTY may not change state until the next RCLK edge.

Diagram 3. Read Cycle Timing







NOTES:

1. tFRL is the latency from first write to first Read. When tskEW2 is greater than or equal to minimum specification, tFRL (maximum) = tRCLK + tskew2. When tskew2 is less than minimum specification, tFRL (maximum) equals either 2* tRCLK + tskew2 or tRCLK + tskew2. The Latency Timing applies only at the Empty Boundary ($\overline{\text{EMPTY}}$ = Low).

Diagram 4. First Data Word Latency after Reset with Simultaneous Read and Write





NOTES:

 tskewi is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FULL will go high during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewi, then FULL may not change state until the next WCLK edge.

Diagram 5. Full Flag Timing





NOTES:

tFRL is the latency from first write to first Read. When tskew2 is greater than or equal to minimum specification, tFRL (maximum) = trCLK + t skew2. When tskew2 less than minimum specification, tFRL (maximum) equals either 2 * trCLK + tskew2, or trCLK + tskew2. The Latency Timing applies only at the Empty Boundary (EMPTY = Low).

Diagram 6. Empty Flag Timing





Diagram 7. Write Programmable Registers







5F118C

MAY 2003



^{1.} $x = \overline{PRAF}$ offset.

2. D = maximum queue depth = 256 words for FQ205; 512 words for FQ215; 1,024 words for FQ225; 2,048 words for FQ235; and 4,096 words for FQ245.





1. D = maximum queue depth = 256 words for FQ205; 512 words for FQ215; 1,024 words for FQ225; 2,048 words for FQ235; and 4,096 words for FQ245.

Diagram 11. Half-Full Flag Timing

© 2003 High Bandwidth Access, Inc. All rights reserved. Product specifications subject to change without notice.







1. Write to Last Physical Location.





NOTES:

1. Read from Last Physical Location.











Width Expansion Configuration

Simply connecting together the control signals of multiple devices may increase word width. Status flags can be detected from any one device. The exceptions are the Empty Flag and Full Flag. Because of variations in skew between RCLK and WCLK, it is possible for flag assertion and de-assertion to vary by one cycle between FIFOs. To avoid problems the user must create composite flags by ANDing the Empty Flags of every FIFO, and separately ANDing all Full Flags. Figure 7 demonstrates a 36-bit width by using two FQ245 / 235 / 225 / 215 / 205s. Any word width can be attained by adding additional FQ245 / 235 / 225 / 215 / 205s.



Block Diagram of Synchronous Queue 4,096 x 36 / 2,048 x 36 / 1,024 x 36 / 512 x 36 / 256 x 36

NOTES:

1. Do not connect any output control signals directly together.

Figure 7. Width Expansion Configuration

MAY 2003



Depth Expansion Configuration (with Programmable Flags)

These devices can easily be adapted to applications requiring more than 4,096 / 2,048 / 1,024 / 512 / 256 words of buffering. Figure 8 shows Depth Expansion using three FQ245 / 235 / 225 / 215 / 205s. Maximum depth is limited only by signal loading. Follow these steps:

- The first device must be designated by grounding the First Load (FIRST) control input.
- All other devices must have FIRST in the high state.
- The Write Expansion Out (\overline{WEXO}) pin of each device must be tied to the Write Expansion In (\overline{WEXI}) pin of the next device.
- The Read Expansion Out (REXO) pin of each device must be tied to the Read Expansion In (REXI) pin of the next device.
- All Load (LOAD) pins are tied together.
- The Half-Full Flag (HALF) is not available in this Depth Expansion Configuration.
- EMPTY, FULL, PRAF, and PRAE are created with composite flags by ORing together every respective flags for monitoring. The composite PRAF and PRAE flags are not precise.



5F118C



FQ245 · FQ235 · FQ225 · FQ215 · FQ205

FlexQ[™]I

Order Information:

HBA Device Family	Device Type	Power [†]	Speed (ns)*	Package**	Temperature Range
<u>XX</u> FQ	XXX 245 (4,096 x 18) 235 (2,048 x 18) 225 (1,024 x 18)	<u>X</u> Low	<u>XX</u> 10 – 100 MHz 15 – 66 MHz 20 – 50 MHz	XX PF TF	X Blank – Commercial (0°C to 70°C) I – Industrial (-40° to 85°C)
	215 (512 x 18) 205 (256 x 18)				

[†]**Power** – Low (LB)

*Speed – Slower speeds available upon request.

**Package – 64 pin Plastic Thin Quad Flat Pack (TQFP), 64 pin Slim Thin Quad Flat Pack (STQFP)

Example:

FQ235LB15TF	(32k x 18, 15ns, Commercial temp)
FQ225LB10PFI	(16k x 18, 10ns, Industrial temp)

Document Revision History:

4/29/03 pg. 3, 5, 6, 7, 8, 9, 11, 14, 15, 16, 17, 18, 22, 24

USA

2107 North First Street, Suite 415 San Jose, CA 95131, USA www.hba.com Tel: 408.453.8885 Fax: 408.453.8886 Taiwan No. 81, Suite 8F-9, Shui-Lee Rd. Hsinchu, Taiwan, R.O.C. www.hba.com

Tel: 886.3.516.9118 Fax: 886.3.516.9181

5F118C

MAY 2003

© 2003 High Bandwidth Access, Inc. All rights reserved. Product specifications subject to change without notice.