
6275

8-BIT SERIAL-INPUT, CONSTANT-CURRENT LATCHED LED DRIVER



Note that the A6275EA (DIP) and the A6275ELW (SOIC) are electrically identical and share a common terminal number assignment.

ABSOLUTE MAXIMUM RATINGS

| Supply Voltage, V_{DD} |
|--|
| Output Voltage Range, |
| $V_{\rm O}$ |
| Output Current, I _O 90 mA |
| Ground Current, I _{GND} 750 mA |
| Input Voltage Range, |
| $V_{\rm I}$ |
| Package Power Dissipation, |
| P _D See Graph |
| Operating Temperature Range, |
| T_{A} |
| Storage Temperature Range, |
| T_S 55°C to +150°C |
| Caution: These CMOS devices have input static protection (Class 2) but are still susceptible to damage if exposed to extremely high static |

The A6275EA and A6275ELW are specifically designed for LEDdisplay applications. Each BiCMOS device includes an 8-bit CMOS shift register, accompanying data latches, and eight npn constant-current sink drivers. Except for package style and allowable package power dissipation, the two devices are identical.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 5 V logic supply, typical serial data-input rates are up to 20 MHz. The LED drive current is determined by the user's selection of a single resistor. A CMOS serial data output permits cascade connections in applications requiring additional drive lines. For inter-digit blanking, all output drivers can be disabled with an ENABLE input high. Similar 150 mA output devices are available as the A6277EA and A6277ELW; similar 16-bit devices are available as the A6276EA and A6276ELW.

Two package styles are provided for through-hole DIP (suffix A) or surface-mount SOIC (suffix LW). Under normal applications, copper lead frames and low logic-power dissipation allow these devices to sink maximum rated current through all outputs continuously over the operating temperature range (90 mA, 0.9 V drop, +85°C).

FEATURES

- To 90 mA Constant-Current Outputs
- Under-Voltage Lockout
- Low-Power CMOS Logic and Latches
- High Data Input Rate
- Pin-Compatible with TB62705CP


Selection Guide

| Part Number | Pb-free* | Package | Packing | Ambient Temperature (°C) |
|--------------|----------|--------------|---------------|-----------------------------|
| A6275EA-T | Yes | 16-pin DIP | 25 per tube | -40 to 85 |
| A6275ELW-T | Yes | 16-pin SOICW | 47 per tube | -40 to 85 |
| A6275ELWTR-T | Yes | 16-pin SOICW | 1000 per reel | -40 to 85 |
| A6275SLW-T | Yes | 16-pin SOICW | 47 per tube | -20 to 85 |
| A6275SLWTR-T | Yes | 16-pin SOICW | 1000 per reel | -20 to 85 |

*Pb-based variants are being phased out of the product line. The variants cited in this footnote are in production but have been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of this device is currently restricted to existing customer applications. The variants should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available. Status change: May 1, 2006. These variants include:A6275EA, A6275ELWTR, A6275SA, A6275SLW, and A6275SLWTR




electrical charges.



Dwg. GP-018C

FUNCTIONAL BLOCK DIAGRAM







115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 2000, 2003 Allegro MicroSystems, Inc.

Downloaded from $\underline{Datasheet.su}$











CLOCK and SERIAL DATA IN



LATCH ENABLE



SERIAL DATA OUT

TRUTH TABLE

| Serial | Clock | Shift Register Co | | Conte | ents | | Latch | Latch Contents | | | | ents | | Output | Output Contents | | | |
|---------------|-------|-------------------|----------------|----------------|------|------------------|------------------|------------------|-----------------|----------------|----------------|----------------|--|------------------|-----------------|-----------------|--|--|
| Data Input | | | I ₂ | l ₃ | | I _{N-1} | I _N | Data Output | Enable Input | I ₁ | l ₂ | l ₃ | | I _{N-1} | I _N | Enable Input | I ₁ I ₂ I ₃ I _{N-1} I _N | |
| Н | Ъ | н | R ₁ | R_2 | | R _{N-2} | R _{N-1} | R _{N-1} | | | | | | | | | | |
| L | 5 | L | R ₁ | R_2 | | R _{N-2} | R _{N-1} | R _{N-1} | | | | | | | | | | |
| х | l | R ₁ | R_2 | R ₃ | | R _{N-1} | R _N | R _N | | | | | | | | | | |
| | | х | Х | Х | | Х | х | x | L | R ₁ | R_2 | R_3 | | R _{N-1} | R_N | | | |
| | | Р ₁ | P ₂ | P ₃ | | P _{N-1} | P _N | P _N | Н | P ₁ | P ₂ | P ₃ | | P _{N-1} | P _N | L | P ₁ P ₂ P ₃ P _{N-1} P _N | |
| | | | | | | | | | | Х | Х | Х | | Х | Х | Н | ннн…н н | |

www.allegromicro.com

ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{DD} = 5 V (unless otherwise noted).

| | | | | Lim | its | |
|--------------------------------|----------------------|--|-------------|------|-------------|------|
| Characteristic | Symbol | Test Conditions | Min. | Тур. | Max. | Unit |
| Supply Voltage Range | V _{DD} | Operating | 4.5 | 5.0 | 5.5 | V |
| Under-Voltage Lockout | V _{DD(UV)} | V_{DD} = 0 \rightarrow 5 V | 3.4 | _ | 4.0 | V |
| Output Current | Ι _ο | V_{CE} = 0.7 V, R_{EXT} = 250 Ω | 64.2 | 75.5 | 86.8 | mA |
| (any single output) | | V_{CE} = 0.7 V, R_{EXT} = 470 Ω | 34.1 | 40.0 | 45.9 | mA |
| Output Current Matching | ΔI_{O} | 0.4 V \leq V _{CE(A)} = V _{CE(B)} \leq 0.7 V: | | | | |
| (difference between any | | R _{EXT} = 250 Ω | - | ±1.5 | ±6.0 | % |
| two outputs at same V_{CE}) | | R _{EXT} = 470 Ω | _ | ±1.5 | ±6.0 | % |
| Output Leakage Current | I _{CEX} | V _{OH} = 15 V | _ | 1.0 | 5.0 | μA |
| Logic Input Voltage | V _{IH} | | $0.7V_{DD}$ | _ | V_{DD} | V |
| | V _{IL} | | GND | _ | $0.3V_{DD}$ | V |
| SERIAL DATA OUT | V _{OL} | I _{OL} = 500 μA | - | _ | 0.4 | V |
| Voltage | V _{OH} | I _{OH} = -500 μA | 4.6 | _ | _ | V |
| Input Resistance | R _I | ENABLE Input, Pull Up | 150 | 300 | 600 | kΩ |
| | | LATCH Input, Pull Down | 100 | 200 | 400 | kΩ |
| Supply Current | I _{DD(OFF)} | R _{EXT} = open, V _{OE} = 5 V | _ | 0.8 | 1.4 | mA |
| | | R_{EXT} = 470 Ω , V_{OE} = 5 V | 3.5 | 6.0 | 8.0 | mA |
| | | R_{EXT} = 250 Ω , V_{OE} = 5 V | 6.5 | 11 | 15 | mA |
| | I _{DD(ON)} | R_{EXT} = 470 Ω , V_{OE} = 0 V | 5.0 | 10 | 14 | mA |
| | | R _{EXT} = 250 Ω, V _{OE} = 0 V | 8.0 | 16 | 24 | mA |

Typical Data is at $V_{DD} = 5$ V and is for design information only.




Downloaded from Datasheet.su

SWITCHING CHARACTERISTICS at T_A = 25°C, V_{DD} = V_{IH} = 5 V, V_{CE} = 0.4 V, V_{IL} = 0 V, R_{EXT} = 470 Ω , I_O = 40 mA, V_L = 3 V, R_L = 65 Ω , C_L = 10.5 pF.

| | | | | L | imits | |
|------------------------|------------------|-------------------------|------|------|-------|------|
| Characteristic | Symbol | Test Conditions | Min. | Тур. | Max. | Unit |
| Propagation Delay Time | t _{pHL} | CLOCK-OUT _n | _ | 350 | 1000 | ns |
| | | LATCH-OUT _n | _ | 350 | 1000 | ns |
| | | ENABLE-OUT _n | _ | 350 | 1000 | ns |
| | | CLOCK-SERIAL DATA OUT | _ | 40 | _ | ns |
| Propagation Delay Time | t _{pLH} | CLOCK-OUT _n | _ | 300 | 1000 | ns |
| | | LATCH-OUT _n | _ | 300 | 1000 | ns |
| | | ENABLE-OUT _n | _ | 300 | 1000 | ns |
| | | CLOCK-SERIAL DATA OUT | _ | 40 | _ | ns |
| Output Fall Time | t _f | 90% to 10% voltage | 150 | 350 | 1000 | ns |
| Output Rise Time | t _r | 10% to 90% voltage | 150 | 300 | 600 | ns |

RECOMMENDED OPERATING CONDITIONS

| Characteristic | Symbol | Conditions | Min. | Тур. | Max. | Unit |
|---------------------|-----------------|----------------------------|--------------------|------|-----------------------|------|
| Supply Voltage | V _{DD} | | 4.5 | 5.0 | 5.5 | V |
| Output Voltage | Vo | | _ | 1.0 | 4.0 | V |
| Output Current | Ι _ο | Continuous, any one output | _ | _ | 90 | mA |
| | I _{ОН} | SERIAL DATA OUT | _ | _ | -1.0 | mA |
| | I _{OL} | SERIAL DATA OUT | _ | _ | 1.0 | mA |
| Logic Input Voltage | V _{IH} | | 0.7V _{DD} | _ | V _{DD} + 0.3 | V |
| | V _{IL} | | -0.3 | _ | 0.3V _{DD} | V |
| Clock Frequency | f _{CK} | Cascade operation | _ | _ | 10 | MHz |



(Logic Levels are V_{DD} and Ground)

A. Data Active Time Before Clock Pulse (Data Set-Up Time), t_{su(D)} 50 ns B. Data Active Time After Clock Pulse (Data Hold Time), t_{h(D)} 20 ns C. Clock Pulse Width, t_{w(CK)} 50 ns **D.** Time Between Clock Activation nificantly higher speeds are attainable. Dwg. WP-030-1A

long as the LATCH ENABLE is held high. Applications where the latches are bypassed (LATCH ENABLE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, the output sink drivers are disabled (OFF). The information stored in the latches is not affected by the OUTPUT ENABLE input. With the OUT-PUT ENABLE input low, the outputs are controlled by the state of their respective latches.

Serial data present at the input is transferred to the shift register on the logic 0-to-logic 1 transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The serial data must appear at the input prior to the rising edge of the CLOCK input waveform.

nHI

Information present at any register is transferred to the respective latch when the LATCH ENABLE is high (serial-toparallel conversion). The latches continue to accept new data as




115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000


6

Downloaded from Datasheet.su

- HIGH = ALL OUTPUTS DISABLED (BLANKED) OUTPUT ENABLE 90% OUTN DATA 50%
- and Latch Enable, $t_{su(L)}$ 100 ns E. Latch Enable Pulse Width, $t_{w(L)}$ 100 ns F. Output Enable Pulse Width, $t_{w(OE)}$ 4.5 µs NOTE: Timing is representative of a 10 MHz clock. Sig-Max. Clock Transition Time, t_r or t_f 10 µs




10%




ALLOWABLE OUTPUT CURRENT AS A FUNCTION OF DUTY CYCLE A6275EA A6275ELW

www.allegromicro.com



TYPICAL CHARACTERISTICS





115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

Downloaded from Datasheet.su

TERMINAL DESCRIPTION

| Terminal No. | Terminal Name | Function |
|--------------|--------------------|--|
| 1 | GND | Reference terminal for control logic. |
| 2 | SERIAL DATA IN | Serial-data input to the shift-register. |
| 3 | CLOCK | Clock input terminal for data shift on rising edge. |
| 4 | LATCH ENABLE | Data strobe input terminal; serial data is latched with high-level input. |
| 5-12 | OUT ₀₋₇ | The eight current-sinking output terminals. |
| 13 | OUTPUT ENABLE | When (active) low, the output drivers are enabled; when high, all output drivers are turned OFF (blanked). |
| 14 | SERIAL DATA OUT | CMOS serial-data output to the following shift-register. |
| 15 | R _{EXT} | An external resistor at this terminal establishes the output current for all sink drivers. |
| 16 | SUPPLY | (V _{DD}) The logic supply voltage (typically 5 V). |

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

 (R_{EXT}) as shown in the figure below.

100 Vce = 0.7 V 80 **OUTPUT CURRENT IN mA/BIT** 60 40 20 0 **L** 100 3 k 200 700 2 k 300 500 1 k CURRENT-CONTROL RESISTANCE, REXT IN OHMS Dwg. GP-061

The load current per bit (I_0) is set by the external resistor

Package Power Dissipation (P_D). The maximum allowable package power dissipation is determined as $P_D(max) = (150 - T_A)/R_{\theta JA}$. The actual package power dissipation is $P_D(act) = dc(V_{CE} \bullet I_O \bullet 8) + (V_{DD} \bullet I_{DD})$.

When the load supply voltage is greater than 3 V to 5 V, considering the package power dissipating limits of these devices, or if $P_D(act) > P_D(max)$, an external voltage reducer (V_{DROP}) should be used.

Load Supply Voltage (V_{LED}). These devices are designed to operate with driver voltage drops (V_{CE}) of 0.4 V to 0.7 V with LED forward voltages (V_F) of 1.2 V to 4.0 V. If higher voltages are dropped across the driver, package power dissipation will be increased significantly. To minimize package power dissipation, it is recommended to use the lowest possible load supply voltage or to set any series dropping voltage (V_{DROP}) as

 $V_{DROP} = V_{LED} - V_F - V_{CE}$ with $V_{DROP} = I_o \bullet R_{DROP}$ for a single driver, or a Zener diode (V_Z), or a series string of diodes (approximately




Applications Information

0.7 V per diode) for a group of drivers. If the available voltage source will cause unacceptable dissipation and series resistors or diode(s) are undesirable, a regulator such as the Sanken Series SAI or Series SI can be used to provide supply voltages as low as 3.3 V.


For reference, typical LED forward voltages are:

| White | 3.5 - 4.0 V |
|----------|--------------|
| Blue | 3.0 - 4.0 V |
| Green | 1.8 - 2.2 V |
| Yellow | 2.0 - 2.1 V |
| Amber | 1.9 – 2.65 V |
| Red | 1.6 – 2.25 V |
| Infrared | 1.2 – 1.5 V |
| | |

Pattern Layout. This device has a common logicground and power-ground terminal. If ground pattern layout contains large common-mode resistance, and the voltage between the system ground and the LATCH ENABLE or CLOCK terminals exceeds 2.5 V (because of switching noise), these devices may not operate correctly.




115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000



A6275EA Dimensions in Inches

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative
- 3. Lead thickness is measured at seating plane or below.
- 4. Supplied in standard sticks/tubes of 25 devices.



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- Lead spacing tolerance is non-cumulative.
 - 3. Supplied in standard sticks/tubes of 47 devices or add "TR" to part number for tape and reel.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

Downloaded from Datasheet.su