

# Microprocessor Supervisory Circuits

# ADM8698/ADM8699


#### **FEATURES**

Superior Upgrade for ADM698/ADM699, MAX698/MAX699 Guaranteed RESET Assertion with  $V_{CC} = 1 V$ Low 70  $\mu$ A Supply Current Precision 4.65 V Voltage Monitor Power OK/Reset Time Delay Watchdog Timer Minimum Component Count Performance Specified over Temperature

#### **APPLICATIONS**

Microprocessor Systems Computers Controllers Intelligent Instruments Automotive Systems Critical µP Power Monitoring

# FUNCTIONAL BLOCK DIAGRAM



RESET (SOIC ONLY) WDO (ADM8699 SOIC ONLY)

#### TYPICAL APPLICATION CIRCUIT


#### GENERAL DESCRIPTION

The ADM8698/ADM8699 supervisory circuits provide power supply monitoring and watchdog timing for microprocessor systems.

The ADM8698 monitors the 5 V V<sub>CC</sub> power supply and generates a  $\overline{\text{RESET}}$  pulse during power up, power down and during low voltage "Brown Out" conditions. The  $\overline{\text{RESET}}$  output is guaranteed to be functional (logic low) with V<sub>CC</sub> as low as 1 V.

The ADM8699 features an identical monitoring circuit as in the ADM8698, plus an additional watchdog timer input to monitor microprocessor activity. The  $\overrightarrow{\text{RESET}}$  output is forced low if the watchdog input is not toggled within the 1 second watchdog timeout period.

Both parts are available in 8-pin plastic DIP/SOIC and 16-lead SOIC packages. The 16-lead SOIC contains additional outputs RESET (without inversion) and Watchdog Output WDO (ADM8699 only).



## REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# $ADM8698/ADM8699-SPECIFICATIONS (V_{CC} = +5 V \pm 10\%, T_A = T_{MIN} \text{ to } T_{MAX} \text{ unless otherwise noted})$

Parameter	Min	Тур	Max	Units	Test Conditions/Comments
V <sub>CC</sub> Operating Voltage Range	3.0		5.5	V	
Supply Current		70	100	μΑ	
Power-Down Reset Assertion Power-Up Reset Deassertion	4.5	4.65	4.75	V	
Reset Threshold Hysteresis		40		mV	
Reset Active Time	140	200	280	ms	
Watchdog Timeout Period (ADM8699)	1.0	1.6	2.25	s	
Minimum WDI Input Pulse Width	50			ns	$V_{IL} = 0.4, V_{IH} = 0.8 (V_{CC})$
RESET Output Voltage			0.4	V	$I_{SINK} = 3.2 \text{ mA}, V_{CC} = 4.4 \text{ V}$
$\overline{\text{RESET}}$ Output Voltage (V <sub>CC</sub> = 1 V)		12	200	mV	$I_{SINK} = 100 \ \mu A, V_{CC} = 1.0 \ V$
	3.5			V	$I_{SOURCE} = 500 \ \mu A, V_{CC} = 5 \ V$
RESET and WDO Output Voltage			0.4	V	$I_{SINK} = 3.2 \text{ mA}, V_{CC} = 5 \text{ V}$
	3.5			V	$I_{SOURCE} = 1 \ \mu A, V_{CC} = 4.4 \ V$
RESET Output Short Circuit Current		45		mA	Output Sink Current
WDI Input Threshold (ADM8699)					
Logic Low			0.8	V	
Logic High	3.5			V	
WDI Input Current		+1	+10	μΑ	$WDI = V_{CC}$
	-10	-1		μA	WDI = 0 V

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS\*

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{CC}$ 0.3 V to +6 V
All Other Inputs
Power Dissipation 8-Pin DIP
$\theta_{JA}$ , Thermal Impedance+120°C/W
Power Dissipation 16-Pin SOIC
$\theta_{JA}$ , Thermal Impedance+110°C/W
Power Dissipation 8-Pin SOIC
$\theta_{JA}$ , Thermal Impedance+125°C/W
Operating Temperature Range
Industrial (A Version) $\dots -40^{\circ}$ C to $+85^{\circ}$ C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Vapor Phase (60 secs) $\dots +215^{\circ}C$
Infrared (15 secs) +220°C
ESD Rating>4 kV

\*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

## **ORDERING GUIDE**

Model	Temperature Range	Package Options*	
ADM8698AN	-40°C to +85°C	N-8	
ADM8698ARW	-40°C to +85°C	R-16	
ADM8698ARN	-40°C to +85°C	R-8	
ADM8699AN	-40°C to +85°C	N-8	
ADM8699ARW	-40°C to +85°C	R-16	
ADM8699ARN	-40°C to +85°C	R-8	

\*N = Plastic DIP; R = Small Outline.

# ADM8698/ADM8699

### PIN FUNCTION DESCRIPTIONS

Mnemonic	Function
V <sub>CC</sub>	+5 V Power Supply Input.
GND	0 V. Ground reference for all signals.
RESET	Logic Output. RESET goes low whenever $V_{CC}$ falls below the reset voltage threshold (4.65 V typ). RESET remains low for a minimum of 140 ms after $V_{CC}$ returns to 5 V. RESET also goes low for a minimum of 140 ms if the watchdog timer is enabled but not serviced within its time-out period.
WDI	Watchdog Input. WDI is a three level input. If WDI remains either high or low for longer than the watchdog timeout period, RESET pulses low and WDO goes low. The timer resets with each transition on the WDI line. The watchdog timer may be disabled if WDI is left floating or is driven to midsupply.
RESET	(SOIC packages only) Logic Output. RESET is an active high output. It is the inverse of RESET.
WDO	(SOIC ADM8699 only) Logic Output. The Watchdog Output, WDO, goes low if WDI remains either high or low for longer than the watchdog timeout period. WDO is set high by the next transition at WDI. If WDI is unconnected or at midsupply, the watchdog timer is disabled and WDO remains high.

# TYPICAL PERFORMANCE CURVES




Figure 1. RESET Output Voltage vs. V<sub>CC</sub>




Figure 2. RESET Timeout Delay vs. Temperature





Figure 3. RESET Voltage Threshold vs. Temperature

# PIN CONFIGURATIONS

8-Lead DIP & SOIC



NC = NO CONNECT

# ADM8698/ADM8699

#### CIRCUIT INFORMATION Power Fail RESET

A precision voltage detector monitors  $V_{CC}$  and generates a **RESET** output to hold the microprocessor's Reset line low when  $V_{CC}$  falls below the reset threshold 4.65 V (see Figure 4). The reset voltage threshold is set to accommodate a 5% variation on  $V_{CC}$ . The voltage detector has 40 mV hysteresis to ensure that glitches on  $V_{CC}$  do not activate the **RESET** output.

On power-up, an internal monostable holds  $\overline{\text{RESET}}$  low for 140 ms after  $V_{CC}$  rises above the reset threshold. This allows the power supply to stabilize on power-up and also prevents repeated toggling of  $\overline{\text{RESET}}$  even if the 5 V power drops out and recovers with each power line cycle. In order to prevent mistriggering due to transient voltage spikes, it is recommended that a 0.1  $\mu$ F capacitor be connected at the V<sub>CC</sub> pin.

The  $\overline{RESET}$  output is guaranteed to remain low with  $V_{CC,}$  as low as 1 V. This holds the microprocessor in a stable shutdown condition as the power supply comes up.

On the 16-lead SOIC package, an active high RESET output is also provided. This is the complement of  $\overrightarrow{\text{RESET}}$  and is intended for microprocessors requiring an active high signal.





Figure 4. Watchdog Timeout Period vs. Temperature

## Watchdog Timer (ADM8699 Only)


The watchdog timer input (WDI) monitors an I/O line from the  $\mu$ P system. The  $\mu$ P must toggle this input once every 1.6 seconds to verify correct software execution. Failure to toggle the line indicates that the  $\mu$ P system is not correctly executing its program and may be tied up in an endless loop. If this happens, a reset pulse is generated to initialize the processor.


The WDI input is a three level input and will recognize a lowto-high or high-to-low transition on its input. The watchdog timer is reset by each WDI transition and then begins its timeout period. If the WDI pin remains either high or low, reset pulses will be issued every 1.6 seconds typically. If the watchdog timer is not needed, the WDI input should be left floating.

The Watchdog Output ( $\overline{WDO}$ ) (SOIC package Only) provides watchdog status information. It is driven low if WDI is not toggled within the watchdog timeout period. It goes high at the next WDI transition. It is also set high when V<sub>CC</sub> falls below the reset threshold.




 $t_1 = \text{RESET TIME}$  $t_2 = \text{WATCHDOG TIME OUT PERIOD}$ 





#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).



## 16-Lead SOIC (R-16)

