

# CMOS, Low Voltage, 4 $\Omega$ Dual SPST Switches in 3 mm $\times$ 2 mm LFCSP

# ADG721/ADG722/ADG723

#### **FEATURES**

1.8 V to 5.5 V single supply
4 Ω (max) on resistance
Low on resistance flatness
-3 dB bandwidth >200 MHz
Tiny package options
8-lead MSOP
3 mm × 2 mm LFCSP (A grade)
Fast switching times

 $t_{ON}$ , 20 ns  $t_{OFF}$ , 10 ns Low power consumption (<0.1  $\mu$ W) TTL/CMOS compatible

#### **APPLICATIONS**

USB 1.1 signal switching circuits
Cell phones
PDAs
Battery-powered systems
Communication systems
Sample hold systems
Audio signal routing
Video switching
Mechanical reed relay replacement


#### **GENERAL DESCRIPTION**


The ADG721, ADG722, and ADG723 are monolithic CMOS SPST switches. These switches are designed on an advanced submicron process that provides low power dissipation yet gives high switching speed, low on resistance, and low leakage currents. The devices are packaged in both a tiny 3 mm  $\times$  2 mm LFCSP and an MSOP, making them ideal for space-constrained applications.

The ADG721, ADG722, and ADG723 are designed to operate from a single 1.8 V to 5.5 V supply, making them ideal for use in battery-powered instruments and with the new generation of DACs and ADCs from Analog Devices, Inc.

The ADG721, ADG722, and ADG723 contain two independent single-pole/single-throw (SPST) switches. The ADG721 and ADG722 differ only in that both switches are normally open

#### **FUNCTIONAL BLOCK DIAGRAMS**





and normally closed, respectively. In the ADG723, Switch 1 is normally open and Switch 2 is normally closed.

Each switch of the ADG721, ADG722, and ADG723 conducts equally well in both directions when on. The ADG723 exhibits break-before-make switching action.

#### **PRODUCT HIGHLIGHTS**

- 1. 1.8 V to 5.5 V single-supply operation.
- 2. Very low  $R_{ON}$  (4  $\Omega$  max at 5 V, 10  $\Omega$  max at 3 V).
- 3. Low on resistance flatness.
- 4. −3 dB bandwidth >200 MHz.
- 5. Low power dissipation. CMOS construction ensures low power dissipation.
- 6. 8-lead MSOP and 3 mm × 2 mm LFCSP.

Rev. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **TABLE OF CONTENTS**

Features
Applications
Functional Block Diagrams
General Description
Product Highlights
Revision History
Specifications
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Pin Descriptions6
REVISION HISTORY
4/11—Rev. C to Rev. D
4/11—Rev. C to Rev. D Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide       14         1/11—Rev. B to Rev. C       6         Changes to Table 4       6
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide       14         1/11—Rev. B to Rev. C       6         Changes to Table 4       6         Changes to Ordering Guide       14         2/07—Rev. A to Rev. B       Updated Format       Universal         Changes to Specifications       3
Changes to Ordering Guide       14         1/11—Rev. B to Rev. C       6         Changes to Table 4       6         Changes to Ordering Guide       14         2/07—Rev. A to Rev. B       Updated Format       Universal         Changes to Specifications       3         Changes to Absolute Maximum Ratings       5
Changes to Ordering Guide       14         1/11—Rev. B to Rev. C       6         Changes to Table 4       6         Changes to Ordering Guide       14         2/07—Rev. A to Rev. B       Updated Format       Universal         Changes to Specifications       3         Changes to Absolute Maximum Ratings       5         Change to Figure 4       6
Changes to Ordering Guide       14         1/11—Rev. B to Rev. C       6         Changes to Table 4       6         Changes to Ordering Guide       14         2/07—Rev. A to Rev. B       Updated Format       Universal         Changes to Specifications       3         Changes to Absolute Maximum Ratings       5
Changes to Ordering Guide       14         1/11—Rev. B to Rev. C       6         Changes to Table 4       6         Changes to Ordering Guide       14         2/07—Rev. A to Rev. B       Updated Format       Universal         Changes to Specifications       3         Changes to Absolute Maximum Ratings       5         Change to Figure 4       6         Updated Outline Dimensions       13
Changes to Ordering Guide       14         1/11—Rev. B to Rev. C       6         Changes to Table 4       6         Changes to Ordering Guide       14         2/07—Rev. A to Rev. B       Universal         Updated Format       Universal         Changes to Specifications       3         Changes to Absolute Maximum Ratings       5         Change to Figure 4       6         Updated Outline Dimensions       13         Changes to Ordering Guide       13
Changes to Ordering Guide       14         1/11—Rev. B to Rev. C       6         Changes to Table 4       6         Changes to Ordering Guide       14         2/07—Rev. A to Rev. B       Updated Format       Universal         Changes to Specifications       3         Changes to Absolute Maximum Ratings       5         Change to Figure 4       6         Updated Outline Dimensions       13         Changes to Ordering Guide       13         3/04—Rev. 0 to Rev. A

Terminology	
Typical Performance Characteristics	
Test Circuits	10
Applications	12
ADG721/ADG722/ADG723 Supply Voltages	12
On Response vs. Frequency	12
Off Isolation	12
Outline Dimensions	13
Ordering Guide	14

## **SPECIFICATIONS**

 $V_{\text{DD}}$  = 5 V  $\pm$  10%, GND = 0 V. All specifications  $-40^{\circ}\text{C}$  to +85°C, unless otherwise noted.

Table 1.

	P	l, B Grade <sup>1</sup>				
Parameter	+25°C -40°C to +85°C		Unit	Test Conditions/Comments		
ANALOG SWITCH						
Analog Signal Range		$0 \text{ to } V_{\text{DD}}$	٧			
On Resistance, R <sub>ON</sub>	2.5		Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$		
	4	5	Ω max	See Figure 12		
On Resistance Match Between Channels, ΔRoN	0.3		Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$		
		1.0	Ω max			
On Resistance Flatness, R <sub>FLAT(ON)</sub>	0.85		Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$		
		1.5	Ω max			
LEAKAGE CURRENTS – A Grade				$V_{DD} = 5.5 \text{ V}$		
Source off Leakage, Is (OFF)	±0.01		nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V}, \text{ see Figure 13}$		
Drain off Leakage, I <sub>D</sub> (OFF)	±0.01		nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V}, \text{ see Figure 13}$		
Channel on Leakage, ID, Is (ON)	±0.01		nA typ	$V_S = V_D = 1 \text{ V or } V_S = V_D = 4.5 \text{ V, see Figure } 1^2$		
LEAKAGE CURRENTS – B Grade			, , , , , , , , , , , , , , , , , , ,	$V_{DD} = 5.5 \text{ V}$		
Source off Leakage, Is (OFF)	±0.01		nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V}$		
3,7.4	±0.25	±0.35	nA max	Test Circuit 2		
Drain off Leakage, I <sub>D</sub> (OFF)	±0.01		nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V}$		
3,,,,,	±0.25	±0.35	nA max	See Figure 13		
Channel on Leakage, ID, Is (ON)	±0.01		nA typ	$V_S = V_D = 1 \text{ V or } V_S = V_D = 4.5 \text{ V}$		
3, 4, 4, 7	±0.25	±0.35	nA max	See Figure 14		
DIGITAL INPUTS				J		
Input High Voltage, V <sub>INH</sub>		2.4	V min			
Input Low Voltage, V <sub>INL</sub>		0.8	V max			
Input Current						
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μΑ typ	V <sub>IN</sub> = V <sub>INI</sub> or V <sub>INH</sub>		
		±0.1	μA max			
DYNAMIC CHARACTERISTICS <sup>2</sup>			i i			
ton	14		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$		
		20	ns max	V <sub>s</sub> = 3 V, see Figure 15		
toff	6		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$		
		10	ns max	V <sub>s</sub> = 3 V, see Figure 15		
Break-Before-Make Time Delay, t <sub>D</sub> (ADG723 Only)	7		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$		
,		1	ns min	$V_{S1} = V_{S2} = 3 \text{ V, see Figure 16}$		
Charge Injection	2		pC typ	$V_S = 2 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF, see Figure 17}$		
Off Isolation	-60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$		
	-80		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 18		
Channel-to-Channel Crosstalk	-77		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$		
	-97		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 19		
Bandwidth –3 dB	200		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 20		
C <sub>s</sub> (OFF)	7		pF typ			
C <sub>D</sub> (OFF)	7		pF typ			
C <sub>D</sub> , C <sub>s</sub> (ON)	18		pF typ			
POWER REQUIREMENTS			71	$V_{DD} = 5.5 \text{ V}$		
I <sub>DD</sub>	0.001		μΑ typ	Digital inputs = 0 V or 5 V		
		1.0	μA max			
	1			I .		

 $<sup>^1</sup>$  Temperature range: A, B grades,  $-40^\circ\text{C}$  to  $+85^\circ\text{C}.$  All specifications apply to both grades unless otherwise stated.  $^2$  Guaranteed by design; not subject to production test.

 $V_{DD}$  = 3 V ± 10%, GND = 0 V. All specifications -40°C to +85°C, unless otherwise noted.

Table 2.

	A, B Grades <sup>1</sup>					
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments		
ANALOG SWITCH						
Analog Signal Range		$0 \ to \ V_{\text{DD}}$	V			
On Resistance, Ron	6.5		Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$		
		10	Ω max	See Figure 12		
On Resistance Match Between Channels, ΔRon	0.3		Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$		
		1.0	Ω max			
On Resistance Flatness, R <sub>FLAT(ON)</sub>	3.5		Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$		
LEAKAGE CURRENTS – A Grade				$V_{DD} = 3.3 \text{ V}$		
Source off Leakage, I <sub>s</sub> (OFF)	±0.01		nA typ	$V_S = 3 \text{ V/1 V, } V_D = 1 \text{ V/3 V, see Figure 13}$		
Drain off Leakage, I <sub>D</sub> (OFF)	±0.01		nA typ	$V_S = 3 \text{ V}/1 \text{ V}, V_D = 1 \text{ V}/3 \text{ V}, \text{ see Figure 13}$		
Channel on Leakage, ID, IS (ON)	±0.01		nA typ	$V_S = V_D = 1 \text{ V or } 3 \text{ V, Figure } 14$		
LEAKAGE CURRENTS – B Grade				$V_{DD} = 3.3 \text{ V}$		
Source off Leakage, Is (OFF)	±0.01		nA typ	$V_S = 3 \text{ V}/1 \text{ V}, V_D = 1 \text{ V}/3 \text{ V}$		
	±0.25	±0.35	nA max	See Figure 13		
Drain off Leakage, I <sub>D</sub> (OFF)	±0.01		nA typ	$V_S = 3 \text{ V}/1 \text{ V}, V_D = 1 \text{ V}/3 \text{ V}$		
	±0.25	±0.35	nA max	See Figure 13		
Channel on Leakage, ID, IS (ON)	±0.01		nA typ	$V_S = V_D = 1 \text{ V or } 3 \text{ V}$		
	±0.25	±0.35	nA max	See Figure 14		
DIGITAL INPUTS						
Input High Voltage, V <sub>INH</sub>		2.0	V min			
Input Low Voltage, V <sub>INL</sub>		0.4	V max			
Input Current						
l <sub>INL</sub> or l <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$		
		±0.1	μA max			
DYNAMIC CHARACTERISTICS <sup>2</sup>						
t <sub>on</sub>	16		ns typ	$R_L = 300 \Omega, C_L = 35 pF$		
		24	ns max	$V_S = 2 V$ , see Figure 15		
t <sub>OFF</sub>	7		ns typ	$R_L = 300 \Omega, C_L = 35 pF$		
		11	ns max	$V_S = 2 V$ , see Figure 15		
Break-Before-Make Time Delay, t <sub>D</sub> (ADG723 Only)	7		ns typ	$R_L = 300 \Omega, C_L = 35 pF$		
		1	ns min	$V_{S1} = V_{S2} = 2 \text{ V, see Figure 16}$		
Charge Injection	2		pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF, see Figure 17}$		
Off Isolation	-60		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$		
	-80		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 18		
Channel-to-Channel Crosstalk	-77		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$		
	-97		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ , see Figure 19		
Bandwidth –3 dB	200		MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , see Figure 20		
C <sub>s</sub> (OFF)	7		pF typ			
C <sub>D</sub> (OFF)	7		pF typ			
C <sub>D</sub> , C <sub>S</sub> (ON)	18		pF typ			
POWER REQUIREMENTS				$V_{DD} = 3.3 \text{ V}$		
$I_{DD}$	0.001		μA typ	Digital inputs = 0 V or 3 V		
		1.0	μA max			

 $<sup>^1</sup>$  Temperature range: A, B Grades,  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ . All specifications apply to both grades unless otherwise stated.  $^2$  Guaranteed by design; not subject to production test.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C unless otherwise noted.

Table 3.

Table 3.	
Parameter	Rating
V <sub>DD</sub> to GND	−0.3 V to +7 V
Analog, Digital Inputs <sup>1</sup>	$-0.3$ V to $V_{DD}$ + $0.3$ V or $30$ mA, whichever occurs first
Continuous Current, S or D	30 mA
Operating Temperature Range	
Industrial (A, B Grade)	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	+150°C
8-Lead MSOP	
$\theta_{JA}$ Thermal Impedance	206°C/W
$\theta_{JC}$ Thermal Impedance	44°C/W
8-Lead LFCSP (4-Layer Board)	
θ <sub>JA</sub> Thermal Impedance <sup>1</sup>	50.8°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
Lead-Free Temperature, Soldering	
IR Reflow, Peak Temperature	260°C (+0/-5°C)
Time at Peak Temperature	10 sec to 40 sec
ESD	2 kV

<sup>&</sup>lt;sup>1</sup>Assumes exposed paddle is tied to ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND PIN DESCRIPTIONS




Figure 4. Pin Configuration

**Table 4. Pin Function Descriptions** 

Tuble 1.1 In 1 director 2 corrigitions						
Mnemonic	Descriptions					
S1	Source Pin 1. May be an input or an output.					
D1	Drain Pin 1. May be an input or an output.					
IN2	Logic Control Input for Switch S2→D2.					
GND	Ground (0 V) Reference.					
S2	Source Pin 2. May be an input or an output.					
D2	Drain Pin 2. May be an input or an output.					
IN1	Logic Control Input for Switch S1→D1.					
$V_{DD}$	Positive Power Supply Input.					
	Mnemonic  S1  D1  IN2  GND  S2  D2  IN1					

Table 5. Truth Table (ADG721/ADG722)

ADG721 In	ADG722 In	Switch Condition					
0	1	Off					
1	0	On					

Table 6. Truth Table (ADG723)

Logic	Switch 1	Switch 2
0	Off	On
1	On	Off

## **TERMINOLOGY**

 $\mathbf{V}_{DD}$ 

Most positive power supply potential.

**GND** 

Ground (0 V) reference.

S

Source terminal. May be an input or output.

D

Drain terminal. May be an input or output.

IN

Logic control input.

 $\mathbf{R}_{\text{ON}}$ 

Ohmic resistance between D and S.

 $\Delta R_{ON}$ 

On resistance match between any two channels, that is,

Ron max - Ron min.

 $R_{\text{FLAT}(\text{ON})}$ 

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

Is (OFF)

Source leakage current with the switch off.

I<sub>D</sub> (OFF)

Drain leakage current with the switch off.

 $I_D$ ,  $I_S$  (ON)

Channel leakage current with the switch on.

 $V_D(V_S)$ 

Analog voltage on the D and S terminals.

Cs (OFF)

Off switch source capacitance.

C<sub>D</sub> (OFF)

Off switch drain capacitance.

 $C_D$ ,  $C_S$  (ON)

On switch capacitance.

ton

Delay between applying the digital control input and the output switching on.

 $t_{OFF}$ 

Delay between applying the digital control input and the output switching off.

 $t_{\rm D}$ 

Off time or on time measured between the 90% points of both switches, when switching from one address state to another (ADG723 only).

Crosstalk

A measure of unwanted signal that is the result of parasitic capacitance.

**Off Isolation** 

A measure of unwanted signal coupling through an off switch.

**Charge Injection** 

A measure of the glitch impulse transferred during switching.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ), Single Supplies




Figure 6. On Resistance as a Function of a  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 3 \ V$ 




Figure 7. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 5~V$ 




Figure 8. Supply Current vs. Input Switching Frequency




Figure 9. Off Isolation vs. Frequency




Figure 10. Crosstalk vs. Frequency





Figure 11. On Response vs. Frequency

## **TEST CIRCUITS**






Figure 15. Switching Times




Figure 16. Break-Before-Make Time Delay, t<sub>D</sub> (ADG723 Only)




Figure 17. Charge Injection




Figure 18. Off Isolation

Figure 19. Channel-to-Channel Crosstalk




Figure 20. Bandwidth

## **APPLICATIONS**

The ADG721/ADG722/ADG723 belong to a new family of Analog Devices CMOS switches. This series of general-purpose switches has improved switching times, lower on resistance, higher bandwidths, low power consumption, and low leakage currents.

### ADG721/ADG722/ADG723 SUPPLY VOLTAGES

Functionality of the ADG721/ADG722/ADG723 extends from a 1.8 V to a 5.5 V single supply, which makes it ideal for battery-powered instruments, where important design parameters are power efficiency and performance.

It is important to note that the supply voltage affects the input signal range, the on resistance, and the switching times of the part. The typical performance characteristics and the specifications clearly show the effects of the power supplies.

For  $V_{\text{DD}}$  = 1.8 V, on resistance is typically 40  $\Omega$  over the temperature range.

#### **ON RESPONSE VS. FREQUENCY**

Figure 21 illustrates the parasitic components that affect the ac performance of CMOS switches (the switch is shown surrounded by a box). Additional external capacitances further degrade some aspects of performance. These capacitances affect feedthrough, crosstalk, and system bandwidth.




Figure 21. Switch Represented by Equivalent Parasitic Components

The transfer function that describes the equivalent diagram of the switch (Figure 21) is of the form (A)s, as shown in the following equation:

$$A(s) = R_T \left[ \frac{s(R_{ON} \ C_{DS}) + 1}{s(R_{ON} \ C_T \ R_T) + 1} \right]$$

where:

$$C_T = C_{LOAD} + C_D + C_{DS}$$
  

$$R_T = R_{LOAD}/(R_{LOAD} + R_{ON})$$

The signal transfer characteristic is dependent on the switch channel capacitance,  $C_{DS}$ . This capacitance creates a frequency zero in the numerator of the transfer function A(s). Because the switch on resistance is small, this zero usually occurs at high frequencies. The bandwidth is a function of the switch output capacitance combined with  $C_{DS}$  and the load capacitance. The frequency pole corresponding to these capacitances appears in the denominator of A(s).

The dominant effect of the output capacitance,  $C_D$ , causes the pole breakpoint frequency to occur first. Therefore, in order to maximize bandwidth, a switch must have a low input and output capacitance and low on resistance (see Figure 11).

#### **OFF ISOLATION**

Off isolation is a measure of the input signal coupled through an off switch to the switch output. The capacitance, C<sub>DS</sub>, couples the input signal to the output load, when the switch is off, as shown in Figure 22.




Figure 22. Off Isolation Is Affected by External Load Resistance and Capacitance

The larger the value of  $C_{DS}$ , the larger the value of feedthrough produced. Figure 9 illustrates the drop in off isolation as a function of frequency. From dc to roughly 1 MHz, the switch shows better than -80 dB isolation. Up to frequencies of 10 MHz, the off isolation remains better than -60 dB. As the frequency increases, more and more of the input signal is coupled through to the output. Off isolation can be maximized by choosing a switch with the smallest  $C_{DS}$  possible. The values of load resistance and capacitance also affect off isolation because they contribute to the coefficients of the poles and zeros in the transfer function of the switch when open.

$$A(s) = \left[\frac{s(R_{LOAD} C_{DS})}{s(R_{LOAD})(C_{LOAD} + C_D + C_{DS}) + 1}\right]$$

# **OUTLINE DIMENSIONS**




Figure 23. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters




Figure 24. 8-Lead Lead Frame Chip Scale Package [LFCSP\_WD] 3 mm × 2 mm Body, Very Very Thin, Dual Lead (CP-8-4) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range Package Description		Package Option	Branding <sup>2</sup>
ADG721BRM	−40°C to +85°C	8-Lead MSOP	RM-8	S6B
ADG721BRM-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	S6B
ADG721BRM-REEL7	−40°C to +85°C	8-Lead MSOP	RM-8	S6B
ADG721BRMZ	-40°C to +85°C	8-Lead MSOP	RM-8	#S6B
ADG721BRMZ-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	#S6B
ADG721BRMZ-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	#S6B
ADG721ACPZ-REEL	-40°C to +85°C	8-Lead LFCSP_WD	CP-8-4	17
ADG721ACPZ-REEL7	-40°C to +85°C	8-Lead LFCSP_WD	CP-8-4	17
ADG722BRM	−40°C to +85°C	8-Lead MSOP	RM-8	S7B
ADG722BRM-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	S7B
ADG722BRMZ	-40°C to +85°C	8-Lead MSOP	RM-8	#S7B
ADG722BRMZ-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	#S7B
ADG722BRMZ-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	#S7B
ADG722ACPZ-REEL	-40°C to +85°C	8-Lead LFCSP_WD	CP-8-4	S2M
ADG722ACPZ-REEL7	-40°C to +85°C	8-Lead LFCSP_WD	CP-8-4	0U
ADG723BRM	-40°C to +85°C	8-Lead MSOP	RM-8	S8B
ADG723BRM-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	S8B
ADG723BRM-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	S8B
ADG723BRMZ	-40°C to +85°C	8-Lead MSOP	RM-8	#S8B
ADG723BRMZ-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	#S8B
ADG723BRMZ-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	#S8B
ADG723ACPZ-REEL	-40°C to +85°C	8-Lead LFCSP_WD	CP-8-4	S2N
ADG723ACPZ-REEL7	-40°C to +85°C	8-Lead LFCSP_WD	CP-8-4	S2N

 $<sup>^1</sup>$  Z = RoHS Compliant Part; # denotes lead-free product may be top or bottom marked.  $^2$  Branding = due to package size limitations, these three characters represent the part number.

Λ	n	0	191	/ A F	JU.	122	/ /	$\mathbf{D}$	7	) (
Ц	ш	I- /	, , ,	/ A I	11.	,,,	/Δ			, .
п	v	u		$I \cap L$	u	1 4 4	ın	υu		- L

**NOTES** 

٨	חת	791	1 / N I	JU.	799	/лг	JU.	799
н	υu	IZ	I/AI	JU,	<i>122</i> ,	/AL	Ju	ΙZJ

**NOTES** 

