74F02 Quad 2-Input NOR Gate

# 74F02 Quad 2-Input NOR Gate

# **General Description**

FAIRCHILD

SEMICONDUCTOR


This device contains four independent gates, each of which performs the logic NOR function.

# Ordering Code:


Order Number	Package Number	Package Description
74F02SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F02SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F02PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## Logic Symbol



# **Connection Diagram**



## **Unit Loading/Fan Out**

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
	•	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
A <sub>n</sub> , B <sub>n</sub>	Inputs	1.0/1.0	20 µA/-0.6 mA	
0 <sub>n</sub>	Outputs	50/33.3	–1 mA/20 mA	

www.fairchildsemi.com

74F02

#### Absolute Maximum Ratings(Note 1)

-65°C to +150°C
$-55^{\circ}C$ to $+125^{\circ}C$
-55°C to +150°C
-0.5V to +7.0V
-0.5V to +7.0V
-30 mA to +5.0 mA
–0.5V to V <sub>CC</sub>
-0.5V to +5.5V
twice the rated $I_{OL} \left( mA \right)$

#### **Recommended Operating** Conditions

Free Air Ambient Temperatur	е
Supply Voltage	

 $0^{\circ}C$  to  $+70^{\circ}C$ +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device -0.5V to V<sub>CC</sub> may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


## **DC Electrical Characteristics**

Symbol	ol Parameter		Min	Тур	Max	Units	V <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA	
	Voltage	5% V <sub>CC</sub>	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	v	Min	I <sub>OL</sub> = 20 mA	
	Voltage				0.5	v			
IIH	Input HIGH				5.0	A	Max	V - 2 7V	
	Current				5.0	μA	Max	$V_{IN} = 2.7V$	
I <sub>BVI</sub>	Input HIGH Current				7.0	A	Max	V <sub>IN</sub> = 7.0V	
	Breakdown Test				7.0	μA	wax	v <sub>IN</sub> = 7.0 v	
ICEX	Output HIGH				50	A	Max		
	Leakage Current				50	μA	IVIAX	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage	4.75				V	0.0	I <sub>ID</sub> = 1.9 μA	
	Test		4.75			v	0.0	All other pins grounded	
I <sub>OD</sub>	Output Leakage				3.75	μA	0.0	$V_{IOD} = 150 \text{ mV}$	
	Circuit Current				3.75	μΑ	0.0	All other pins grounded	
IIL	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V	
I <sub>OS</sub>	Output Short-Circuit Curren	t	-60		-150	mA	Max	$V_{OUT} = 0V$	
I <sub>CCH</sub>	Power Supply Current			3.7	5.6	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current			8.7	13.0	mA	Max	$V_0 = LOW$	


### **AC Electrical Characteristics**

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	2.5	4.4	5.5	2.5	7.5	2.5	6.5	20
t <sub>PHL</sub>	$A_n, B_n \text{ to } \overline{O}_n$	1.5	3.2	4.3	1.5	6.5	1.5	5.3	ns


www.fairchildsemi.com



3



www.fairchildsemi.com



www.fairchildsemi.com

74F02 Quad 2-Input NOR Gate