

June 1988 Revised October 2000

74AC399 • 74ACT399 Quad 2-Port Register

General Description

The AC/ACT399 is the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flop on the rising edge of the clock.

Features


- I_{CC} reduced by 50%
- Select inputs from two data sources
- Fully positive edge-triggered operation
- Outputs source/sink 24 mA
- AC/ACT399 has TTL-compatible inputs

Ordering Code:


		•
Order Number	Package Number	Package Description
74AC399SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74AC399PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74ACT399SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74ACT399SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT399MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT399PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Pin Descriptions

Pin Names	Description
S	Common Select Input
CP	Clock Pulse Input
$I_{0a}-I_{0d}$	Data Inputs from Source 0
I _{0a} -I _{0d} I _{1a} -I _{1d}	Data Inputs from Source 1
Q _a –Q _d	Register True Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

© 2000 Fairchild Semiconductor Corporation

DS009789

www.fairchildsemi.com

Functional Description


The AC/ACT399 is a high-speed quad 2-port register. It selects four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs (I_{0x} , I_{1x}) and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation.

Function Table

	Inp	Out	puts		
S	I ₀	I ₁	СР	Q	ρ
L	L	Х		L	Н
L	Н	Х	~	Н	L
Н	X	L	~	L	Н
Н	Х	Н	~	Н	L

H = HIGH Voltage Level

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

L = LOW Voltage Level X = Immaterial

^{∠ =} LOW-to-HIGH Clock Transition

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V_{\text{I}})} & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$

DC Output Diode Current (I_{OK})

$$\begin{split} \text{V}_{\text{O}} &= -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \end{split}$$

DC Output Voltage (V_O) -0.5V to $V_{CC} + 0.5V$

DC Output Source or

Sink Current (I_O) $\pm 50 \text{ mA}$

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ± 50 mA Storage Temperature (T_{STG}) -65° C to $+150^{\circ}$ C

Storage Temperature (T_{STG}) -65° 0 Junction Temperature (T_{J})

PDIP +140°C

Recommended Operating Conditions

Supply Voltage (V_{CC})

 $\begin{array}{ccc} AC & 2.0 V \text{ to } 6.0 V \\ ACT & 4.5 V \text{ to } 5.5 V \\ Input \ Voltage \ (V_I) & 0 V \text{ to } V_{CC} \\ Output \ Voltage \ (V_O) & 0 V \text{ to } V_{CC} \\ \end{array}$

Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate (ΔV/Δt)

AC Devices

 $V_{\mbox{\footnotesize{IN}}}$ from 30% to 70% of $V_{\mbox{\footnotesize{CC}}}$

 $V_{CC} @ 3.3V, 4.5V, 5.5V$ 125 mV/ns

Minimum Input Edge Rate ($\Delta V/\Delta t$)

ACT Devices

 V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V 125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

DC Electrical Characteristics for AC

Symbol	Parameter	v_{cc}	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
Syllibol	r ai ailletei	(V)	Тур	Gua	ranteed Limits	Ullits	Conditions
V _{IH}	Minimum HIGH Level	3.0	1.5	2.1	2.1		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	3.15	3.15	V	or V _{CC} -0.1V
		5.5	2.75	3.85	3.85		
V _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		V _{OUT} = 0.1V
	Input Voltage	4.5	2.25	1.35	1.35	V	or V _{CC} – 0.1V
		5.5	2.75	1.65	1.65		
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		2.56	2.46		I_{OH} = -12 mA
		4.5		3.86	3.76	V	I_{OH} = -24 mA
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL}$ or V_{IH}
		3.0		0.36	0.44		I _{OL} = 12 mA
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$, GND
l _{OZ}	Maximum 3-STATE						V_{I} (OE) = V_{IL} , V_{IH}
	Current	5.5		±0.5	±5.0	μΑ	$V_I = V_{CC}$, GND
							$V_O = V_{CC}$, GND
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		4.0	40.0	μΑ	$V_{IN} = V_{CC}$ or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: $I_{\rm IN}$ and $I_{\rm CC}$ @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V $V_{\rm CC}$.

DC Electrical Characteristics for ACT T_A = 25°C $T_A = -40^{\circ}C$ to $+85^{\circ}C$ v_{cc} Symbol Parameter Units Conditions **Guaranteed Limits** (V) Тур Minimum HIGH Level 4.5 1.5 $V_{OUT} = 0.1V$ 5.5 1.5 2.0 2.0 or V_{CC} -0.1V Maximum LOW Level V_{IL} 4.5 1.5 0.8 8.0 $V_{OUT} = 0.1V$ ٧ Input Voltage 0.8 or $V_{CC} - 0.1V$ 5.5 1.5 0.8 Minimum HIGH Level 4.49 4.4 V_{OH} 4.5 4.4 $I_{OUT} = -50 \mu A$ 5.49 5.5 5.4 5.4 $V_{IN} = V_{IL}$ or V_{IH} 4.5 3.86 3.76 V $I_{OH} = -24 \text{ mA}$ $I_{OH} = -24 \text{ mA (Note 5)}$ 5.5 4.85 4.76 Maximum LOW Level 4.5 0.001 0.1 0.1 V_{OL} ٧ $I_{OUT} = 50 \, \mu A$ Output Voltage 5.5 0.001 0.1 $V_{IN} = V_{IL} \text{ or } V_{IH}$ 4.5 0.44 I_{OL} = 24 mA 0.36 I_{OL} = 24 mA (Note 5) 0.36 0.44 5.5 Maximum Input I_{IN} 5.5 ±0.1 ±1.0 $V_I = V_{CC}$, GND μΑ Leakage Current 5.5 0.6 $V_I = V_{CC} - 2.1V$ I_{CCT} Maximum I_{CC}/Input 1.5 mΑ V_{OLD} = 1.65V Max Minimum Dynamic (Note 6) 5.5 75 I_{OLD} mΑ V_{OHD} = 3.85V Min Output Current 5.5 -75 mΑ $\mathsf{I}_{\mathsf{OHD}}$ Maximum Quiescent I_{CC} $V_{IN} = V_{CC}$ 40.0 Supply Current or Ground

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics for AC

Symbol	Parameter	(V) V _C		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$	/ _{CC} = +5.0V		$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 5.0\text{V}$ $C_{L} = 50 \text{ pF}$	
			Min	Тур	Max	Min	Max	
f _{MAX}	Input Clock Frequency	3.3	140	160		130		MHz
		5.0	170	190		165		
t _{PLH}	Propagation Delay	3.3	4.0	7.5	10.0	3.5	11.0	
	CP to Q	5.0	2.0	5.0	8.0	1.5	8.5	ns
t _{PHL}	Propagation Delay	3.3	3.5	7.0	9.5	3.0	10.5	20
	CP to Q	5.0	2.0	5.0	7.5	1.5	8.0	ns

Note 7: Voltage Range 5.0 is 5.0V ± 0.5V

AC Operating Requirements for AC

	Parameter	v _{cc}	T _A = +25°C C _L = 50 pF		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol		(V)			C _L = 50 pF	Units
		(Note 8)	Тур	Guar	anteed Minimum	
t _S	Setup Time, HIGH or LOW	3.3	2.0	4.0	4.0	20
	I _n to CP	5.0	1.5	3.0	3.0	ns
t _H	Hold Time, HIGH or LOW	3.3	0.5	1.0	1.0	ns
	In to CP	5.0	0.5	1.0	1.0	
t _S	Setup Time, HIGH or LOW	3.3	3.5	5.5	5.5	ns
	S to CP	5.0	2.0	4.0	4.0	
t _H	Hold Time, HIGH or LOW	3.3	0.5	1.0	1.0	ns
	S to CP	5.0	0.5	1.0	1.0	
t _W	CP Pulse Width,	3.3	3.0	4.5	4.5	ns
	HIGH or LOW	5.0	2.0	3.5	3.5	115

Note 8: Voltage Range 5.0 is 5.0V ± 0.5V

AC Electrical Characteristics for ACT

Symbol	Parameter	V _{CC} (V) (Note 9)	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		V _{CC} =	C to +85°C = 5.0V 50pF	Units	
			Min	Тур	Max	Min	Max	
f _{MAX}	Input Clock Frequency	5.0	165	180		160		MHz
t _{PLH}	Propagation Delay CP to Q	5.0	1.5	7.0	8.0	1.5	8.5	ns
t _{PHL}	Propagation Delay CP to Q	5.0	2.0	6.0	9.0	2.0	9.5	ns

Note 9: Voltage Range 5.0 is 5.0V ± 0.5V

AC Operating Requirements for ACT


Symbol	Parameter	V _{CC} (V)	$T_A = +25$ °C $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$	Units
		(Note 10)	Typ Gua		teed Minimum	
t _S	Setup Time, HIGH or LOW	5.0	0.8	2.5	2.5	ns
	In to CP					
t _H	Hold Time, HIGH or LOW	5.0	0	1.0	1.0	ns
	In to CP					
t _S	Setup Time, HIGH or LOW	5.0	0.8	4.0	4.0	ns
	S to CP					
t _H	Hold Time, HIGH or LOW	5.0	-1.0	0.5	0.5	ns
	S to CP					
t _W	CP Pulse Width,	5.0	1.7	3.5	3.5	ns
	HIGH or LOW					


Note 10: Voltage Range 5.0 is 5.0V ± 0.5V


Capacitance


Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	30	pF	$V_{CC} = 5.0V$

www.fairchildsemi.com









16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

9

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com