
# **B-Suffix Series CMOS Gates**

The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired.

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- All Outputs Buffered
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range.
- Double Diode Protection on All Inputs Except: Triple Diode Protection on MC14011B and MC14081B
- Pin–for–Pin Replacements for Corresponding CD4000 Series B Suffix Devices (Exceptions: MC14068B and MC14078B)



#### MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage	– 0.5 to + 18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient)	– 0.5 to V <sub>DD</sub> + 0.5	V
lin, lout	Input or Output Current (DC or Transient), per Pin	± 10	mA
PD	Power Dissipation, per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	– 65 to + 150	°C
ТL	Lead Temperature (8-Second Soldering)	260	°C

\* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: - 12 mW/°C From 100°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

REV 3 1/94

© Motorola, Inc. 1995

MC14001B Quad 2-Input NOR Gate

MC14002B Dual 4-Input NOR Gate

MC14011B Quad 2-Input NAND Gate

MC14012B Dual 4-Input NAND Gate

MC14023B Triple 3-Input NAND Gate

MC14025B Triple 3-Input NOR Gate

MC14068B 8-Input NAND Gate

MC14071B Quad 2-Input OR Gate

MC14072B Dual 4-Input OR Gate

MC14073B Triple 3-Input AND Gate

MC14075B Triple 3-Input OR Gate


MC14078B 8-Input NOR Gate

MC14081B Quad 2-Input AND Gate

MC14082B Dual 4-Input AND Gate

MOTOROLA

## LOGIC DIAGRAMS



## **PIN ASSIGNMENTS**

MC14001B Quad 2–Input NOR Gate			
IN 1 <sub>A</sub> [	1•	14 V <sub>DD</sub>	
IN 2 <sub>A</sub> [	2	13 🛛 IN 2 <sub>D</sub>	
OUT <sub>A</sub>	3	12 🛛 IN 1 <sub>D</sub>	
OUT <sub>B</sub>	4	11 🛛 OUTD	
IN 1 <sub>B</sub> [	5	10 ] ОЛТ <sub>С</sub>	
IN 2 <sub>B</sub> [	6	9 🛛 IN 2 <sub>C</sub>	
v <sub>ss</sub> [	7	8 🛛 IN 1 <sub>C</sub>	

MC14002B Dual 4–Input NOR Gate			
	1•	14	V <sub>DD</sub>
IN 1 <sub>A</sub> [	2	13	D OUT <sub>B</sub>
IN 2 <sub>A</sub> [	3	12	] IN 4 <sub>B</sub>
IN 3 <sub>A</sub> [	4	11	] IN 3 <sub>B</sub>
IN 4 <sub>A</sub> [	5	10	] IN 2 <sub>B</sub>
NC [	6	9	IN 1 <sub>B</sub>
v <sub>ss</sub> [	7	8	Л ИС

MC14011B Quad 2–Input NAND Gate			
in 1 <sub>a</sub> C	1•	14	l v <sub>DD</sub>
IN 2 <sub>A</sub> [	2	13	] IN 2 <sub>D</sub>
ουτ <sub>Α</sub> [	3	12	IN 1 <sub>D</sub>
оит <sub>в</sub> [	4	11	D OUTD
in 1 <sub>b</sub> C	5	10	D OUTC
IN 2 <sub>B</sub> [	6	9	] IN 2 <sub>C</sub>
v <sub>ss</sub> C	7	8	IN 1 <sub>C</sub>

MC14068B

MC14012B Dual 4–Input NAND Gate			
ουτ <sub>Α</sub> [	1•	14	V <sub>DD</sub>
IN 1 <sub>A</sub> [	2	13	] олт <sub>В</sub>
IN 2 <sub>A</sub> [	3	12	IN 4 <sub>B</sub>
IN 3 <sub>A</sub> [	4	11	] IN 3 <sub>B</sub>
IN 4 <sub>A</sub> [	5	10	] IN 2 <sub>B</sub>
NC [	6	9	IN 1 <sub>B</sub>
v <sub>ss</sub> C	7	8	D NC

MC14023B Triple 3-Input NAND Gate			
IN 1 <sub>A</sub> [	1•	14	l v <sub>DD</sub>
IN 2 <sub>A</sub> [	2	13	] IN 3 <sub>C</sub>
IN 1 <sub>B</sub> [	3	12	] IN 2 <sub>C</sub>
IN 2 <sub>B</sub> [	4	11	] IN 1 <sub>C</sub>
ім з <sub>В</sub> [	5	10	] олт <sub>С</sub>
оит <sub>в</sub> [	6	9	] OUT <sub>A</sub>
v <sub>ss</sub> [	7	8	IN 3 <sub>A</sub>

MC14025B Triple 3-Input NOR Gate			
IN 1 <sub>A</sub> C	1•	14 🛛 V <sub>DD</sub>	
IN 2 <sub>A</sub> [	2	13 🛛 IN 3 <sub>C</sub>	
IN 1 <sub>B</sub> [	3	12 🛛 IN 2 <sub>C</sub>	
IN 2 <sub>B</sub> [	4	11 🛛 IN 1 <sub>C</sub>	
IN 3 <sub>В</sub> [	5	10 🛛 OUT <sub>C</sub>	
out <sub>b</sub> [	6	9 🛛 OUT <sub>A</sub>	
v <sub>ss</sub> C	7	8 🛛 IN 3 <sub>A</sub>	

8–Input NAND Gate			
NC E	1•	14	v <sub>DD</sub>
IN 1 🛙	2	13	ООТ
IN 2 🛛	3	12	] IN 8
IN 3 🛛	4	11	] IN 7
IN 4 🛙	5	10	] IN 6
NC E	6	9	] IN 5
v <sub>ss</sub> c	7	8	Л ИС

IN 1 <sub>A</sub> [	1•	14	D v <sub>DD</sub>
IN 2 <sub>A</sub> [	2	13	] IN 2 <sub>D</sub>
out <sub>a</sub> [	3	12	] IN 1 <sub>D</sub>
out <sub>b</sub> [	4	11	] OUT <sub>D</sub>
IN 1 <sub>B</sub> [	5	10	] олт <sup>С</sup>
IN 2 <sub>B</sub> [	6	9	] IN 2 <sub>C</sub>
v <sub>ss</sub> C	7	8	I IN 1 <sub>C</sub>

MC14071B

Quad 2-Input OR Gate

MC14072B Dual 4-Input OR Gate OUTA [ 1 • 14 🛛 V<sub>DD</sub> IN 1<sub>A</sub> [ 2 13 OUTB IN 2<sub>A</sub> [ 3 12 🛛 IN 4<sub>B</sub> IN 3<sub>A</sub> 🚺 4 11 IN 3B IN 4<sub>A</sub> 🚺 5 10 IN 2B 9 🛛 IN 1<sub>B</sub> 8 🛛 NC V<sub>SS</sub> [] 7

MC14073B Triple 3–Input AND Gate			
IN 1 <sub>A</sub> C	1•	14	l v <sub>DD</sub>
IN 2 <sub>A</sub> [	2		] IN 3 <sub>C</sub>
IN 1 <sub>B</sub> [	3	12	] IN 2 <sub>C</sub>
IN 2 <sub>B</sub> [	4	11	IN 1 <sub>C</sub>
IN 3 <sub>B</sub> [	5	10	] олт <sup>С</sup>
OUT <sub>B</sub> [	6	9	
v <sub>ss</sub> c	7	8	IN 3 <sub>A</sub>

073B It ANI	D Gate	N Triple 3
	v <sub>DD</sub>	IN 1 <sub>A</sub> [
	] IN 3 <sub>С</sub>	IN 2 <sub>A</sub> [
12	IN 2 <sub>C</sub>	IN 1 <sub>B</sub> [
11	IN 1 <sub>C</sub>	IN 2 <sub>B</sub> [
10		іN 3 <sub>В</sub> 🕻
9		олт <sub>В</sub> <b>С</b>
8	] IN 3 <sub>A</sub>	v <sub>ss</sub> C

MC14075B ple 3–Input OR Gate			
1 <sub>A</sub> C	1•	14	D v <sub>DD</sub>
2 <sub>A</sub> [			] IN 3 <sub>C</sub>
1 <sub>B</sub> [	3	12	] IN 2 <sub>C</sub>
2 <sub>B</sub> [	4	11	] IN 1 <sub>C</sub>
3 <sub>B</sub> [	5	10	] олт <sub>С</sub>
г <sub>в</sub> С	6	9	] OUT <sub>A</sub>
<sub>ss</sub> C	7	8	IN 3 <sub>A</sub>

## MC14078B 8–Input NOR Gate \_\_\_\_\_

NC [	1•	14	D v <sub>DD</sub>
IN 1 🛛	2	13	D OUT
IN 2 🛛	3	12	] IN 8
IN 3 🛛	4	11	] IN 7
IN 4 🛛	5	10	<b>1</b> IN 6
NC [	6	9	] IN 5
v <sub>ss</sub> [	7	8	Л ИС

MC14081B Quad 2–Input AND Gate					
IN 1 <sub>A</sub> [ IN 2 <sub>A</sub> [	1•	14	D V <sub>DD</sub> D IN 2 <sub>D</sub>		
IN 2 <sub>A</sub> [	2	13	] IN 2 <sub>D</sub>		

IN 2 <sub>A</sub> [	2	13	] IN 2 <sub>D</sub>
OUT <sub>A</sub> [	3	12	] IN 1 <sub>D</sub>
out <sub>b</sub> [	4	11	]out <sub>d</sub>
IN 1 <sub>B</sub> [	5	10	]out <sub>C</sub>
IN 2 <sub>B</sub> [	6	9	] IN 2 <sub>C</sub>
v <sub>ss</sub> C	7	8	IN 1 <sub>C</sub>

#### MC14082B **Dual 4–Input AND Gate**

			-
OUT <sub>A</sub> [	1•	14	D v <sub>DD</sub>
IN 1 <sub>A</sub> [	2	13	] оит <sub>В</sub>
IN 2 <sub>A</sub> [	3	12	IN 4 <sub>B</sub>
IN 3 <sub>A</sub> [	4	11	] IN 3 <sub>B</sub>
IN 4 <sub>A</sub> [	5	10	] IN 2 <sub>B</sub>
NC [	6	9	] IN 1 <sub>B</sub>
v <sub>ss</sub> [	7	8	П NC

NC = NO CONNECTION

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

Characteristic		Symbol	V <sub>DD</sub> Vdc	– 55°C		25°C			125°C		
				Min	Max	Min	Typ #	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	VOL	5.0 10 15	_ _ _	0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
V <sub>in</sub> = 0 or V <sub>DD</sub>	"1" Level	VOH	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	VIL	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
(V <sub>O</sub> = 0.5 or 4.5 Vdc) (V <sub>O</sub> = 1.0 or 9.0 Vdc) (V <sub>O</sub> = 1.5 or 13.5 Vdc)	"1" Level	VIH	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
Output Drive Current (V <sub>OH</sub> = 2.5 Vdc) (V <sub>OH</sub> = 4.6 Vdc) (V <sub>OH</sub> = 9.5 Vdc) (V <sub>OH</sub> = 13.5 Vdc)	Source	lон	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2		- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8		- 1.7 - 0.36 - 0.9 - 2.4		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	lol	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdc
Input Current		lin	15	—	± 0.1	—	±0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	_	—	—	_	5.0	7.5	—	—	pF
Quiescent Current (Per Package)		IDD	5.0 10 15		0.25 0.5 1.0		0.0005 0.0010 0.0015	0.25 0.5 1.0		7.5 15 30	μAdc
Total Supply Current**† (Dynamic plus Quiesce Per Gate, CL = 50 pF)	ent,	Γ	5.0 10 15	$\begin{split} I_{T} &= (0.3 \ \mu \text{A/kHz}) \ \text{f} + \text{I}_{\text{DD}}/\text{N} \\ I_{T} &= (0.6 \ \mu \text{A/kHz}) \ \text{f} + \text{I}_{\text{DD}}/\text{N} \\ I_{T} &= (0.9 \ \mu \text{A/kHz}) \ \text{f} + \text{I}_{\text{DD}}/\text{N} \end{split}$				μAdc			

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

 $^{\star\star}$  The formulas given are for the typical characteristics only at 25  $^\circ\text{C}.$ 

†To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$ 

where: IT is in µA (per package), CL in pF, V = (VDD - VSS) in volts, f in kHz is input frequency, and k = 0.001 x the number of exercised gates per package.

Downloaded from Datasheet.su


## **B-SERIES GATE SWITCHING TIMES**

Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Тур #	Max	Unit
Output Rise Time, All B–Series Gates t <sub>TLH</sub> = (1.35 ns/pF) C <sub>L</sub> + 33 ns t <sub>TLH</sub> = (0.60 ns/pF) C <sub>L</sub> + 20 ns t <sub>TLH</sub> = (0.40 ns/PF) C <sub>L</sub> + 20 ns	ΨГЦΗ	5.0 10 15		100 50 40	200 100 80	ns
Output Fall Time, All B–Series Gates $t_{THL} = (1.35 \text{ ns/pF}) \text{ C}_{L} + 33 \text{ ns}$ $t_{THL} = (0.60 \text{ ns/pF}) \text{ C}_{L} + 20 \text{ ns}$ $t_{THL} = (0.40 \text{ ns/pF}) \text{ C}_{L} + 20 \text{ ns}$	ΨΉL	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time MC14001B, MC14011B only tpLH, tpHL = (0.90 ns/pF) CL + 80 ns tpLH, tpHL = (0.36 ns/pF) CL + 32 ns tpLH, tpHL = (0.26 ns/pF) CL + 27 ns All Other 2, 3, and 4 Input Gates tpLH, tpHL = (0.90 ns/pF) CL + 115 ns tpLH, tpHL = (0.36 ns/pF) CL + 47 ns	<sup>t</sup> PLH <sup>, t</sup> PHL	5.0 10 15 5.0 10	 	125 50 40 160 65	250 100 80 300 130	ns
tPLH, tPHL = (0.26 ns/pF) CL + 37 ns 8–Input Gates (MC14068B, MC14078B) tPLH, tPHL = (0.90 ns/pF) CL + 155 ns tPLH, tPHL = (0.36 ns/pF) CL + 62 ns tPLH, tPHL = (0.26 ns/pF) CL + 47 ns		15 5.0 10 15	—   —   —   —	50 200 80 60	100 350 150 110	

#### SWITCHING CHARACTERISTICS\* ( $C_L = 50 \text{ pF}, T_A = 25^{\circ}C$ )

\* The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



 $^{*}$  All unused inputs of AND, NAND gates must be connected to V\_DD. All unused inputs of OR, NOR gates must be connected to V\_SS.






Figure 1. Switching Time Test Circuit and Waveforms

## CIRCUIT SCHEMATIC NOR, OR GATES




## CIRCUIT SCHEMATIC NAND, AND GATES

#### MC14011B, MC14081B One of Four Gates Shown



## **TYPICAL B-SERIES GATE CHARACTERISTICS**



MC14001B 14

## TYPICAL B-SERIES GATE CHARACTERISTICS (cont'd)

#### **VOLTAGE TRANSFER CHARACTERISTICS**




Figure 8. V<sub>DD</sub> = 5.0 Vdc




Figure 10. V<sub>DD</sub> = 15 Vdc





Figure 9. V<sub>DD</sub> = 10 Vdc

#### **DC NOISE MARGIN**

The DC noise margin is defined as the input voltage range from an ideal "1" or "0" input level which does not produce output state change(s). The typical and guaranteed limit values of the input values V<sub>IL</sub> and V<sub>IH</sub> for the output(s) to be at a fixed voltage V<sub>O</sub> are given in the Electrical Characteristics table. V<sub>IL</sub> and V<sub>IH</sub> are presented graphically in Figure 11.


Guaranteed minimum noise margins for both the "1" and "0" levels =

1.0 V with a 5.0 V supply 2.0 V with a 10.0 V supply 2.5 V with a 15.0 V supply






#### **OUTLINE DIMENSIONS**



#### **OUTLINE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and • <code>M</code> are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

0

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com



JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

