







Downloaded from [Datasheet.su](https://www.datasheet.su)

Downloaded from [Datasheet.su](https://www.datasheet.su)




These decoupling capacitors are intended to assist the voltage rails on the PCB - where the decoupling capacitors for the FPGA are not close.


Sheet Title Board Bypass Capacitors			<i>Altium Limited</i> L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB40 - Daughter Board Cyclone3				
Size: A4	Assy: D-820-0030	Revision: 01		
Date: 2/12/2008	Time: 2:46:23 PM	Sheet 5 of 22		
File: DB Bypass.SchDoc				

Top Level Schematic For Daughter Board Design
Both FPGA-Only and FPGA + MCU

This Device Sheet is the same for all designs.
It relies on being instantiated in a project that contains a device-specific sheet named DEVICES.SchDoc .



Sheet Title Daughter Board Top Level			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB40 - Daughter Board Cyclone3				
Size: A4	Assy: D-820-0030	Revision: 01		
Date: 2/12/2008	Time: 2:46:23 PM	Sheet 6 of 22		
File: DB Common.SchDoc				



Device Specific Section of Daughter Board Design


This schematic sheet (plus any child sheets) will contain the device specific parts of any daughter board designs.


This will include any FPGA or MCU devices as well as dedicated power supplies, connectors etc.

Sheet Title <i>FPGA, LEDs and SRAM Memory</i>			<i>Altium Limited</i> <i>L3, 12A Rodborough Road</i> <i>Frenchs Forest</i> <i>NSW 2086</i> <i>Australia</i>	
Project Title <i>DB40 - Daughter Board Cyclone3</i>				
Size: A4	Assy: D-820-0030	Revision: 01		
Date: 2/12/2008	Time: 2:46:23 PM	Sheet 7 of 22		
File: DEVICES.SchDoc				


3

4







Sheet Title <i>FPGA Bypass Capacitors for 1V2</i>			<i>Altium Limited</i> L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia 
Project Title <i>DB40 - Daughter Board Cyclone3</i>			
Size: <i>A4</i>	Assy: <i>D-820-0030</i>	Revision: <i>01</i>	
Date: <i>2/12/2008</i>	Time: <i>2:46:24 PM</i>	Sheet <i>10</i> of <i>22</i>	
File: <i>Bypass FPGA 1V2.SCHDOC</i>			




Sheet Title <i>FPGA Bypass Capacitors for 3V3</i>			<i>Altium Limited</i> L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title <i>DB40 - Daughter Board Cyclone3</i>				
Size: A4	Assy: D-820-0030	Revision: 01		
Date: 2/12/2008	Time: 2:46:24 PM	Sheet 11 of 22		
File: Bypass FPGA_3V3.SchDoc				








Sheet Title <i>Daughter Board LEDs</i>			<i>Altium Limited</i> L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title <i>DB40 - Daughter Board Cyclone3</i>				
Size: A4	Assy: D-820-0030	Revision: 01		
Date: 2/12/2008	Time: 2:46:24 PM	Sheet 13 of 22		
File: DB_LEDS.SchDoc				





Sheet Title Common-Bus Memory Block			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia Altium	
Project Title DB40 - Daughter Board Cyclone3				
Size: A4	Assy: D-820-0030	Revision: 01		
Date: 2/12/2008	Time: 2:46:24 PM	Sheet 14 of 22		
File: NB2_CommonMemory.SchDoc				














1	2	3	4	
A				A
B				B
C				C
D				D

MH1
MOUNTING HOLE 3MM

MH2
MOUNTING HOLE 3MM

MH3
MOUNTING HOLE 3MM

Altium Logo Top1

Altium

Altium Logo Bot1

Sheet Title <i>Mounts, Logo & Label</i>			<i>Altium Limited</i> L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title <i>DB40 - Daughter Board Cyclone3</i>				
Size: A4	Assy: D-820-0030	Revision: 01		
Date: 2/12/2008	Time: 2:46:24 PM	Sheet 22 of 22		
File: DB_MOUNTS.SchDoc				